Custom IC Design

Latest Posts

Discussion

the color of instance label in symbol editor

Category: Custom IC Design

By zssfred

$usertype
•
updated over 6 years ago by zssfred

3 replies • 16116 views
Discussion

Layout versus Schematic design issue

Category: Custom IC Design

By NorNand

$usertype
•
updated over 6 years ago by Andrew Beckett

4 replies • 16469 views
Discussion

Plotting VerilogA String Variables

Category: Custom IC Design

By Tjaart

$usertype
•
updated over 6 years ago by Andrew Beckett

4 replies • 16747 views
Discussion

Monte Carlo simulation of noise contributions using SpectreMDL

Category: Custom IC Design

By svcher

$usertype
•
updated over 6 years ago by svcher

2 replies • 14872 views
Discussion

Print spectre parameters

Category: Custom IC Design

By MatthewLove

$usertype
•
updated over 6 years ago by MatthewLove

2 replies • 15801 views
Discussion

ERROR [SFE-874]:'Unexpected end of line' while running a .scs file generated using ADE L, cadence Virtuoso v6.1.4 with spectre

Category: Custom IC Design

By Chandu D

$usertype
•
updated over 6 years ago by Chandu D

18 replies • 23139 views
Discussion

Operating Region of transistors

Category: Custom IC Design

By AtaV

$usertype
•
updated over 6 years ago by Andrew Beckett

2 replies • 16912 views
Discussion

RE: transient simulation accuracy

Category: Custom IC Design

By Kifah

$usertype
•
updated over 6 years ago by Kifah

2 replies • 14474 views
Discussion

ADE Assembler - Define IF statement with multiple results arguments (vector)

Category: Custom IC Design

By eljuanelo

$usertype
•
updated over 6 years ago by Andrew Beckett

3 replies • 2105 views
Discussion

Matlab cadence integration setup

Category: Custom IC Design

By AtaV

$usertype
•
updated over 6 years ago by Andrew Beckett

3 replies • 19321 views
Discussion

edit schematic annotation will freeze the whole cadence session until I xkill it

Category: Custom IC Design

By monglebest

$usertype
•
updated over 6 years ago by monglebest

7 replies • 16571 views
Discussion

how to set netSet to connect power of sub-cell to top level cell to pass lvs

Category: Custom IC Design

By Nhumai

$usertype
•
started over 6 years ago

0 replies • 13804 views
Discussion

LVS issue: short between global net VSS! and gnd

Category: Custom IC Design

By isazulkc

$usertype
•
updated over 6 years ago by Nhumai

3 replies • 21460 views
Discussion

Annotations are just way too overpowering

Category: Custom IC Design

By CADcasualty

$usertype
•
updated over 6 years ago by CADcasualty

29 replies • 26634 views
Discussion

PSS Harmonic Balance Analysis, unexpected results

Category: Custom IC Design

By MohsenShah

$usertype
•
updated over 6 years ago by MohsenShah

4 replies • 15521 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.