Custom IC Design

Latest Posts

Discussion

Inconsistent "PSD" results between MATLAB & Cadence Calculator

Category: Custom IC Design

By Cod Liang

$usertype
•
updated over 7 years ago by Andrew Beckett

3 replies • 6314 views
Discussion

How to set conditional tests in ADEXL to avoid running tests not needed in a sequence of tests.

Category: Custom IC Design

By angcol

$usertype
•
updated over 7 years ago by angcol

4 replies • 15018 views
Discussion

Techno via construction constraint for overlapping vias

Category: Custom IC Design

By RVERP

$usertype
•
started over 7 years ago

0 replies • 13300 views
Discussion

Parametric Analysis - Random Values

Category: Custom IC Design

By vijaykpd

$usertype
•
updated over 7 years ago by vijaykpd

2 replies • 1222 views
Discussion

filter_sg in dyn_floatdcpath check

Category: Custom IC Design

By anoopvk

$usertype
•
updated over 7 years ago by Andrew Beckett

1 replies • 13803 views
Discussion

not_gate verilogA model in ahdlLib

Category: Custom IC Design

By VLSIiitm

$usertype
•
updated over 7 years ago by Andrew Beckett

3 replies • 16869 views
Discussion

Library Manager display settings

Category: Custom IC Design

By Aldo2

$usertype
•
updated over 7 years ago by Aldo2

2 replies • 15280 views
Discussion

Virtuoso ADE Explorer/Assembler problem with load balancing system (type SGE)

Category: Custom IC Design

By WojtekB

$usertype
•
updated over 7 years ago by Andrew Beckett

1 replies • 3314 views
Discussion

customizing ViVA result browser traces default settings

Category: Custom IC Design

By HoWei

$usertype
•
updated over 7 years ago by HoWei

4 replies • 16243 views
Discussion

How to find frequency for ring oscillator in Monte-Carlo analysis?

Category: Custom IC Design

By Amin Zayed

$usertype
•
updated over 7 years ago by Amin Zayed

2 replies • 15315 views
Discussion

line continuation symbol for the cds.lib file

Category: Custom IC Design

By Aldo2

$usertype
•
updated over 7 years ago by Aldo2

2 replies • 14033 views
Discussion

Monte Carlo Design Variables?

Category: Custom IC Design

By drdanmc

$usertype
•
updated over 7 years ago by drdanmc

3 replies • 18570 views
Discussion

VHDL AMS and LTF

Category: Custom IC Design

By LukiLeu

$usertype
•
updated over 7 years ago by mschw

4 replies • 14708 views
Discussion

Virtuoso XL LE: Extract connectivity through "empty" areas

Category: Custom IC Design

By RVERP

$usertype
•
updated over 7 years ago by Andrew Beckett

1 replies • 1442 views
Discussion

Including dspf file in Spectre and back-annotation of transistor's parameters and fingers

Category: Custom IC Design

By Ron M

$usertype
•
updated over 7 years ago by Andrew Beckett

3 replies • 9148 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.