Custom IC Design

Latest Posts

Discussion

Exporting Horizontal Marker, selecting intercepts by zooming the graph doesn't work

Category: Custom IC Design

By Clidre

$usertype
•
updated over 8 years ago by Frank Wiedmann

1 replies • 2211 views
Discussion

Parasitic extraction for interconnects

Category: Custom IC Design

By Fabio23

$usertype
•
updated over 8 years ago by drdanmc

3 replies • 19085 views
Discussion

Cadence Virtuoso Default Libraries

Category: Custom IC Design

By vijaykpd

$usertype
•
updated over 8 years ago by vijaykpd

2 replies • 20197 views
Discussion

guide needed for simulating the circuit with script

Category: Custom IC Design

By rockyicer

$usertype
•
updated over 8 years ago by Andrew Beckett

3 replies • 17865 views
Discussion

VerilogA issues -- transition function

Category: Custom IC Design

By funfet

$usertype
•
updated over 8 years ago by funfet

10 replies • 11442 views
Discussion

How to reduce time needed before transient simulation to be started in case of large circuit

Category: Custom IC Design

By P Chy

$usertype
•
updated over 8 years ago by Frank Wiedmann

4 replies • 26616 views
Discussion

Declaring global net in schematic composer

Category: Custom IC Design

By RFStuff

$usertype
•
updated over 8 years ago by pushan

10 replies • 23331 views
Discussion

Export simulation results from Virtuoso 6.1.6

Category: Custom IC Design

By bitan1990

$usertype
•
updated over 8 years ago by Andrew Beckett

3 replies • 14599 views
Discussion

How to traverse PSF simulation results programmatically with SKILL/OCEAN

Category: Custom IC Design

By sommer

$usertype
•
updated over 8 years ago by Andrew Beckett

1 replies • 1087 views
Discussion

Running multiple using ADE L, ADE XL, (not at the same time)

Category: Custom IC Design

By MenghanSun

$usertype
•
updated over 8 years ago by Andrew Beckett

3 replies • 16349 views
Discussion

Matlab Simulink Coupler issue

Category: Custom IC Design

By OliverB

$usertype
•
updated over 8 years ago by Andrew Beckett

1 replies • 15020 views
Discussion

Schematic export

Category: Custom IC Design

By askar

$usertype
•
updated over 8 years ago by Andrew Beckett

1 replies • 17627 views
Discussion

HB analysis results with different SELECT options

Category: Custom IC Design

By EngrZM

$usertype
•
updated over 8 years ago by Andrew Beckett

1 replies • 14074 views
Discussion

How to read a text file in a VerilogA code

Category: Custom IC Design

By Alifa

$usertype
•
updated over 8 years ago by Andrew Beckett

7 replies • 22925 views
Discussion

Thermal Noise of Resistor

Category: Custom IC Design

By Themis M

$usertype
•
updated over 8 years ago by Andrew Beckett

1 replies • 14892 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.