Custom IC Design

Latest Posts

Discussion

IC5141_USR6 in RHEL5

Category: Custom IC Design

By Satya

$usertype
•
updated over 13 years ago by DanL

8 replies • 15434 views
Discussion

Is it possible to convert layout.oa/sch.oa database format to text

Category: Custom IC Design

By ramiabr

$usertype
•
updated over 13 years ago by Quek

1 replies • 2205 views
Discussion

spectre

Category: Custom IC Design

By arundevnkumar

$usertype
•
updated over 13 years ago by Quek

1 replies • 13516 views
Discussion

setting snapMode to anyAngle in Virtuoso 6.1.5 using env var (SOLVED)

Category: Custom IC Design

By MOSFET

$usertype
•
updated over 13 years ago by Andrew Beckett

2 replies • 15369 views
Discussion

Defining length in an expression to be evaluated

Category: Custom IC Design

By canbaltaci

$usertype
•
updated over 13 years ago by Andrew Beckett

3 replies • 14600 views
Discussion

How to compile verilog file to valid IC6.x cellview from command prompt

Category: Custom IC Design

By aleksand1975

$usertype
•
updated over 13 years ago by aleksand1975

2 replies • 14448 views
Discussion

Simulating basic circuits using spice models

Category: Custom IC Design

By tc2566

$usertype
•
started over 13 years ago

0 replies • 13934 views
Discussion

monte carlo trimmed simulation in adexl (cadence 6)

Category: Custom IC Design

By Trevor1981

$usertype
•
updated over 13 years ago by Trevor1981

2 replies • 16895 views
Discussion

Question on Cadence Capacitor Output Templates

Category: Custom IC Design

By heartsoar

$usertype
•
updated over 13 years ago by Andrew Beckett

6 replies • 17225 views
Discussion

how to vary frequency in virtuoso

Category: Custom IC Design

By PSASWALE

$usertype
•
updated over 13 years ago by PSASWALE

2 replies • 15055 views
Discussion

Temperature coefficient of capacitance by metal to substrate in QRC extraction

Category: Custom IC Design

By bjbit

$usertype
•
updated over 13 years ago by Quek

1 replies • 14554 views
Discussion

Power calculation

Category: Custom IC Design

By RAJ JOHRI

$usertype
•
updated over 13 years ago by Quek

1 replies • 14412 views
Discussion

cap ground signal 'gndRefNode' cannot be found while running Assura QRC

Category: Custom IC Design

By shushan

$usertype
•
updated over 13 years ago by tingsu

6 replies • 9782 views
Discussion

No width segment in QuickView layout window

Category: Custom IC Design

By Teru

$usertype
•
updated over 13 years ago by Andrew Beckett

3 replies • 14183 views
Discussion

ASSURA 3.1.6 error message

Category: Custom IC Design

By yoyega

$usertype
•
updated over 13 years ago by rrlamichhane

7 replies • 17125 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.