Custom IC Design

Latest Posts

Discussion

Methodology for Sweeping Vth (delvto) or Defining Sigma Corners for DAC Mismatch Analysis?

Category: Custom IC Design

By VP202511202051

$usertype
•
updated 23 days ago by VP202511202051

1 replies • 488 views
Discussion

Exceeded the blowup limit when running Monte Carlo analysis

Category: Custom IC Design

By aalbason

$usertype
•
updated 23 days ago by aalbason

3 replies • 537 views
Discussion

I am encountering an issue where EMX cannot read or display Metal 8 and Metal 9 layers in the layout view. Metal 6 appears correctly.

Category: Custom IC Design

By SA202511121933

$usertype
•
updated 24 days ago by Andrew Beckett

3 replies • 825 views
Discussion

simulation from dspf Netlist

Category: Custom IC Design

By SA202503313913

$usertype
•
started 25 days ago

0 replies • 299 views
Discussion

Pass touchstone file path as string parameter to n2port instance

Category: Custom IC Design

By MarkyMark

$usertype
•
updated 26 days ago by Andrew Beckett

1 replies • 381 views
Discussion

recovered transient simulation shows different waveform

Category: Custom IC Design

By an wx

$usertype
•
started 27 days ago

0 replies • 366 views
Discussion

Pnoise analysis with windowed sampling

Category: Custom IC Design

By ULPAnalog

$usertype
•
started 29 days ago

0 replies • 396 views
Discussion

fft function in the calculator is missing

Category: Custom IC Design

By kolep

$usertype
•
updated 30 days ago by Andrew Beckett

1 replies • 430 views
Discussion

Unable to update the number of MC point on the Run Plan

Category: Custom IC Design

By kolep

$usertype
•
updated 30 days ago by Andrew Beckett

1 replies • 447 views
Discussion

Virtuoso AMS NOUNIT error with Xcelium - Not caching libraries

Category: Custom IC Design

By AS202502163432

$usertype
•
updated 1 month ago by AS202502163432

8 replies • 1027 views
Discussion

Recovering "actionable" netlist from GDS II

Category: Custom IC Design

By GS202507021424

$usertype
•
updated 1 month ago by GS202507021424

6 replies • 591 views
Discussion

How to reference multiple PWL waveforms from a single file in Spectre (vsource type=pwl)

Category: Custom IC Design

By baltaci

$usertype
•
updated 1 month ago by Andrew Beckett

1 replies • 460 views
Discussion

Copy schematic/symbol views hierarchically

Category: Custom IC Design

By ycau

$usertype
•
updated 1 month ago by Andrew Beckett

2 replies • 397 views
Discussion

Transfer design variable from schematic / layout to av_extracted view

Category: Custom IC Design

By FM202408077836

$usertype
•
updated 1 month ago by Andrew Beckett

2 replies • 578 views
Discussion

Explanation of stb analysis results YG, YL, ZG, and ZL

Category: Custom IC Design

By Frank Wiedmann

$usertype
•
started 1 month ago

0 replies • 478 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.