Custom IC Design

Latest Posts

Discussion

Memory characterisation using liberate-MX

Category: Custom IC Design

By kartheek RP

$usertype
•
started over 8 years ago

0 replies • 13797 views
Discussion

Don't want to save finalTimeOP.info

Category: Custom IC Design

By berbagci

$usertype
•
updated over 8 years ago by berbagci

2 replies • 1588 views
Discussion

SPECTRE ASSERTS INFO: Invoking psf2ferret...Failed

Category: Custom IC Design

By SomanP

$usertype
•
updated over 8 years ago by SomanP

2 replies • 14518 views
Discussion

Accessing spectre simulation results in an ocean script

Category: Custom IC Design

By berbagci

$usertype
•
updated over 8 years ago by berbagci

6 replies • 16428 views
Discussion

Generic signal names in VEC files

Category: Custom IC Design

By itos

$usertype
•
updated over 8 years ago by Andrew Beckett

1 replies • 13776 views
Discussion

Operating point parameters for BSIM-IMG devices

Category: Custom IC Design

By Raghu Rao

$usertype
•
updated over 8 years ago by Andrew Beckett

6 replies • 17480 views
Discussion

Problem with MOS Bulk Routing Parasitic Resistance Extraction

Category: Custom IC Design

By Stepan

$usertype
•
updated over 8 years ago by RobinCommander

11 replies • 19738 views
Discussion

IIP3 for a mixer: shooting vs. hb

Category: Custom IC Design

By itos

$usertype
•
updated over 8 years ago by Tawna

9 replies • 18513 views
Discussion

Not to remove instances whose terminals are connected together

Category: Custom IC Design

By nvyayla

$usertype
•
updated over 8 years ago by nvyayla

2 replies • 16075 views
Discussion

How and where to find Model card used in simulation

Category: Custom IC Design

By skvishvakarma

$usertype
•
updated over 8 years ago by Andrew Beckett

1 replies • 15353 views
Discussion

modeling device using Verilog-A and having convergence problems

Category: Custom IC Design

By funfet

$usertype
•
updated over 8 years ago by Andrew Beckett

1 replies • 15291 views
Discussion

ADE-L: How to specify "options statements" for Spectre?

Category: Custom IC Design

By dontpanic

$usertype
•
updated over 8 years ago by dontpanic

3 replies • 10321 views
Discussion

Virtuoso Layout L: Show/remove hidden/old (metal) layers

Category: Custom IC Design

By itos

$usertype
•
updated over 8 years ago by itos

4 replies • 4845 views
Discussion

Confusion about DRC / LVS / Parasitic extraction tools

Category: Custom IC Design

By manudupouy

$usertype
•
updated over 8 years ago by manudupouy

2 replies • 16334 views
Discussion

ADE XL and virtuoso -nograph not working

Category: Custom IC Design

By tarakda

$usertype
•
updated over 8 years ago by Andrew Beckett

1 replies • 2455 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.