Custom IC Design

Latest Posts

Discussion

Mark net is not tracing

Category: Custom IC Design

By maven7783

$usertype
•
updated over 16 years ago by Andrew Beckett

4 replies • 16869 views
Discussion

Relative coordinates

Category: Custom IC Design

By rdohanyos

$usertype
•
updated over 16 years ago by Andrew Beckett

3 replies • 14728 views
Discussion

How to use Verilog transistor model in Spectre (Cadence 6.1.3)

Category: Custom IC Design

By wookah

$usertype
•
updated over 16 years ago by Andrew Beckett

1 replies • 15124 views
Discussion

Problem plotting waveforms inside AE

Category: Custom IC Design

By BradW

$usertype
•
updated over 16 years ago by Andrew Beckett

1 replies • 14092 views
Discussion

Hierarchy delimiter and path suddenly changes in PSF

Category: Custom IC Design

By BradW

$usertype
•
updated over 16 years ago by Andrew Beckett

5 replies • 17194 views
Discussion

Exporting LEF format file from layout library

Category: Custom IC Design

By shushan

$usertype
•
updated over 16 years ago by shushan

8 replies • 21719 views
Discussion

Not able to generate the antenna info for hard blocks

Category: Custom IC Design

By tswong

$usertype
•
updated over 16 years ago by Quek

13 replies • 21630 views
Discussion

Label Option form not displaying

Category: Custom IC Design

By jrem

$usertype
•
updated over 16 years ago by Marc Heise

2 replies • 19133 views
Discussion

Spectre internal error

Category: Custom IC Design

By kbhow

$usertype
•
updated over 16 years ago by Andrew Beckett

1 replies • 14744 views
Discussion

psrr for oscillator

Category: Custom IC Design

By jugemu1234

$usertype
•
updated over 16 years ago by Andrew Beckett

1 replies • 16892 views
Discussion

problem in spectre

Category: Custom IC Design

By minci

$usertype
•
updated over 16 years ago by minci

8 replies • 18860 views
Discussion

Virtuoso Crash IC6.1.3.500.14 (32-bit)

Category: Custom IC Design

By sgs9

$usertype
•
updated over 16 years ago by Andrew Beckett

2 replies • 14697 views
Discussion

"None of the properties 'lastSchematicExtraction' or 'syLastExtraction' was found" problem

Category: Custom IC Design

By archive

$usertype
•
updated over 16 years ago by Andrew Beckett

6 replies • 9543 views
Discussion

problems with calibre lvs

Category: Custom IC Design

By Francy

$usertype
•
updated over 16 years ago by tkhan

1 replies • 19144 views
Discussion

ADE L | post-layout simulation | input.scs error

Category: Custom IC Design

By Rbaca

$usertype
•
updated over 16 years ago by Quek

4 replies • 15440 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.