Custom IC Design

Latest Posts

Discussion

Symbol view information in text format

Category: Custom IC Design

By AnnaS

$usertype
•
updated over 15 years ago by AnnaS

7 replies • 15911 views
Discussion

spectre turbo in ocean

Category: Custom IC Design

By jugemu1234

$usertype
•
updated over 15 years ago by jugemu1234

6 replies • 14880 views
Discussion

How to identify version of simulator?

Category: Custom IC Design

By KumarMK

$usertype
•
updated over 15 years ago by archive

2 replies • 19998 views
Discussion

"Shape information" utility in Virtuoso 6.1

Category: Custom IC Design

By Aramsh

$usertype
•
updated over 15 years ago by Aramsh

6 replies • 4340 views
Discussion

Cadence 6.1.0 NCSU kit error :ERROR (OSSHNL-116)

Category: Custom IC Design

By kumarghz

$usertype
•
updated over 15 years ago by Quek

1 replies • 17534 views
Discussion

Running Monte Carlo from Ocean Script

Category: Custom IC Design

By kumarp

$usertype
•
updated over 15 years ago by kumarp

2 replies • 13860 views
Discussion

net at the Schematic Composer

Category: Custom IC Design

By xyxel

$usertype
•
updated over 15 years ago by skillUser

1 replies • 5427 views
Discussion

Mark net is not tracing

Category: Custom IC Design

By maven7783

$usertype
•
updated over 15 years ago by Andrew Beckett

4 replies • 15346 views
Discussion

Relative coordinates

Category: Custom IC Design

By rdohanyos

$usertype
•
updated over 15 years ago by Andrew Beckett

3 replies • 13432 views
Discussion

How to use Verilog transistor model in Spectre (Cadence 6.1.3)

Category: Custom IC Design

By wookah

$usertype
•
updated over 15 years ago by Andrew Beckett

1 replies • 13823 views
Discussion

Problem plotting waveforms inside AE

Category: Custom IC Design

By BradW

$usertype
•
updated over 15 years ago by Andrew Beckett

1 replies • 12899 views
Discussion

Hierarchy delimiter and path suddenly changes in PSF

Category: Custom IC Design

By BradW

$usertype
•
updated over 15 years ago by Andrew Beckett

5 replies • 15485 views
Discussion

Exporting LEF format file from layout library

Category: Custom IC Design

By shushan

$usertype
•
updated over 15 years ago by shushan

8 replies • 19561 views
Discussion

Not able to generate the antenna info for hard blocks

Category: Custom IC Design

By tswong

$usertype
•
updated over 15 years ago by Quek

13 replies • 19254 views
Discussion

Label Option form not displaying

Category: Custom IC Design

By jrem

$usertype
•
updated over 15 years ago by Marc Heise

2 replies • 17464 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.