Custom IC Design

Latest Posts

Discussion

How to override the default values using Verilog netlist.

Category: Custom IC Design

By Omar Ghazal
•
updated over 1 year ago by Omar Ghazal

4 replies • 4536 views
Discussion

simulating quadrature oscillator

Category: Custom IC Design

By soroush7492
•
started over 1 year ago

0 replies • 3309 views
Discussion

Excluding Devices from Quantus RC Extraction

Category: Custom IC Design

By sgcad
•
started over 1 year ago

0 replies • 3380 views
Discussion

Different results with different simulators

Category: Custom IC Design

By Doronzzz
•
started over 1 year ago

0 replies • 3394 views
Discussion

Variable multiplicity factor("m") for different instances of the same cellview in Cadence Virtuoso

Category: Custom IC Design

By Saumeek
•
updated over 1 year ago by Andrew Beckett

1 replies • 1026 views
Discussion

Save to CSV results of DC Sweep simulation.

Category: Custom IC Design

By IKIF
•
started over 1 year ago

0 replies • 3181 views
Discussion

Virtuoso version update issue

Category: Custom IC Design

By baobov587
•
updated over 1 year ago by baobov587

2 replies • 4160 views
Discussion

Maestro - device parameter as variable

Category: Custom IC Design

By firebolt3
•
updated over 1 year ago by Andrew Beckett

1 replies • 1731 views
Discussion

Use variation for sweep different files in AMS simulation

Category: Custom IC Design

By nonameirvine
•
updated over 1 year ago by Andrew Beckett

1 replies • 3374 views
Discussion

different simulation results issue

Category: Custom IC Design

By oweny
•
updated over 1 year ago by Andrew Beckett

1 replies • 3661 views
Discussion

Maestro - auto update & run the unsaved schematic

Category: Custom IC Design

By firebolt3
•
updated over 1 year ago by Andrew Beckett

1 replies • 614 views
Discussion

modify the font size in virtuoso

Category: Custom IC Design

By AB_1716146146878
•
updated over 1 year ago by RobMan

1 replies • 6800 views
Discussion

Explorer to run an AMS simulation by copying the files rather than using their absolute path

Category: Custom IC Design

By Pedro P
•
started over 1 year ago

0 replies • 3364 views
Discussion

Create schematic from netlist(verilog)

Category: Custom IC Design

By SimhanAnalog
•
updated over 1 year ago by SimhanAnalog

2 replies • 1615 views
Discussion

Export layout from Layout XL

Category: Custom IC Design

By overmach
•
updated over 1 year ago by Andrew Beckett

5 replies • 4802 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.