Custom IC Design

Latest Posts

Discussion

Dots instead of solid lines when plotting corners

Category: Custom IC Design

By Roman K

$usertype
•
updated over 5 years ago by FormerMember

1 replies • 14642 views
Discussion

Unreasonable numbers and contributors seen in ADE-L Spectre noise summary

Category: Custom IC Design

By mmVivek

$usertype
•
updated over 5 years ago by mmVivek

2 replies • 14339 views
Discussion

Post-Layout Simulation without front-end files of I/O cells

Category: Custom IC Design

By JavadBa

$usertype
•
started over 5 years ago

0 replies • 402 views
Discussion

ADE EXPLORER - use existing netlist

Category: Custom IC Design

By NickJ

$usertype
•
updated over 5 years ago by Frank Wiedmann

9 replies • 7610 views
Discussion

Liberate : char_library error

Category: Custom IC Design

By fengye

$usertype
•
updated over 5 years ago by fengye

6 replies • 15709 views
Discussion

PVS LVS Deck behaviour

Category: Custom IC Design

By Suryansh Singh

$usertype
•
updated over 5 years ago by Suryansh Singh

2 replies • 14486 views
Discussion

Dump a Verilog Code in Cadence Virtuso.

Category: Custom IC Design

By JAYDIP BISWAS

$usertype
•
updated over 5 years ago by JAYDIP BISWAS

4 replies • 14100 views
Discussion

malias function

Category: Custom IC Design

By VINCENTCHENG

$usertype
•
updated over 5 years ago by Andrew Beckett

3 replies • 14768 views
Discussion

CADENCE IC STUDENT VERSION/TRIAL VERSION

Category: Custom IC Design

By Thorin

$usertype
•
updated over 5 years ago by Anton Klotz

6 replies • 21140 views
Discussion

Cannot EDIF out

Category: Custom IC Design

By Kevinholo

$usertype
•
updated over 5 years ago by yankunRen

3 replies • 14399 views
Discussion

Set Subwindow ID for each Trace / Waveform

Category: Custom IC Design

By ChristophIMS

$usertype
•
updated over 5 years ago by Andrew Beckett

1 replies • 13518 views
Discussion

How to set a custom via as default via on VXL/GXL?

Category: Custom IC Design

By Tom Sawyer

$usertype
•
updated over 5 years ago by Vallabhamj

1 replies • 1183 views
Discussion

Small signal analysis during transient, triggered by event

Category: Custom IC Design

By StevenMikes

$usertype
•
updated over 5 years ago by StevenMikes

6 replies • 16753 views
Discussion

ADE L simulation gave error!

Category: Custom IC Design

By ennng

$usertype
•
updated over 5 years ago by Andrew Beckett

6 replies • 16901 views
Discussion

Renaming multiple wires using wildcard

Category: Custom IC Design

By GDCRA

$usertype
•
updated over 5 years ago by Andrew Beckett

1 replies • 14831 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.