Custom IC Design

Latest Posts

Discussion

Layout XL stop layers (again)

Category: Custom IC Design

By tdtg

$usertype
•
updated over 2 years ago by tdtg

2 replies • 8720 views
Discussion

Availability of Sensitivity results in Assembler after corner run?

Category: Custom IC Design

By StephanWeber

$usertype
•
updated over 2 years ago by Andrew Beckett

1 replies • 7377 views
Discussion

How to re-use a setting for Assembler Results Table (Detailed Transposed)?

Category: Custom IC Design

By StephanWeber

$usertype
•
updated over 2 years ago by Andrew Beckett

1 replies • 7005 views
Discussion

unwrap family

Category: Custom IC Design

By Brad RFeng

$usertype
•
updated over 2 years ago by Andrew Beckett

1 replies • 7194 views
Discussion

Virtuoso command not found

Category: Custom IC Design

By VoTuanMinh

$usertype
•
updated over 2 years ago by Andrew Beckett

21 replies • 25074 views
Discussion

How to use corner output expression in other corners for a multiple corner sim?

Category: Custom IC Design

By vpeddireddy

$usertype
•
updated over 2 years ago by Andrew Beckett

4 replies • 10165 views
Discussion

Liberate: are only hidden power arcs needed when defining power arcs during STD cell characterisation?

Category: Custom IC Design

By jiacong

$usertype
•
started over 2 years ago

0 replies • 7085 views
Discussion

Schematic bus terminals has no corresponding layout bus terminal definition

Category: Custom IC Design

By sidm

$usertype
•
updated over 2 years ago by sidm

3 replies • 8290 views
Discussion

Bus termination error?

Category: Custom IC Design

By kenc184

$usertype
•
updated over 2 years ago by Andrew Beckett

8 replies • 10402 views
Discussion

How can I quickly check the run date of a History item in Assembler from Data View assistant?

Category: Custom IC Design

By StephanWeber

$usertype
•
updated over 2 years ago by Andrew Beckett

4 replies • 8074 views
Discussion

iv characteristics of solar cell in cadence virtuoso

Category: Custom IC Design

By isiaka099

$usertype
•
started over 2 years ago

0 replies • 6630 views
Discussion

Binding issue with digitally synthesized block

Category: Custom IC Design

By sidm

$usertype
•
started over 2 years ago

0 replies • 6710 views
Discussion

Layout Editor: Pin Visibility for Sub-Levels

Category: Custom IC Design

By sgcad

$usertype
•
updated over 2 years ago by Andrew Beckett

3 replies • 10090 views
Discussion

1/f corner calculation for noise analyses

Category: Custom IC Design

By illaoi

$usertype
•
updated over 2 years ago by Andrew Beckett

1 replies • 2421 views
Discussion

spectrumMeasurement function

Category: Custom IC Design

By sidm

$usertype
•
updated over 2 years ago by ShawnLogan

5 replies • 9712 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.