Custom IC Design

Latest Posts

Discussion

How do I set default layout view for EM/IR data layout analysis Lib/Cell/View

Category: Custom IC Design

By BillH314
•
started 1 month ago

0 replies • 163 views
Discussion

The drain and source is different direction in pex with different fingers of the same mos

Category: Custom IC Design

By dogman4
•
updated 1 month ago by Andrew Beckett

1 replies • 546 views
Discussion

The current direction is different after simulation with different fingers of the same mos

Category: Custom IC Design

By dogman4
•
updated 1 month ago by dogman4

3 replies • 783 views
Discussion

Generate steamOut.map for Innovus GDS export in Virtuoso?

Category: Custom IC Design

By Gurjot Singh
•
updated 1 month ago by Andrew Beckett

1 replies • 554 views
Discussion

information about (description of) gsclib045 components?

Category: Custom IC Design

By GS202507021424
•
updated 1 month ago by GS202507021424

2 replies • 650 views
Discussion

VIVA: Change color/disable highlighting around current (sub-)window

Category: Custom IC Design

By dontpanic
•
updated 1 month ago by dontpanic

6 replies • 542 views
Discussion

Problems with genvar and nested for loops in verilog-A after updating the Cadence tools

Category: Custom IC Design

By Esmee Tackx
•
started 1 month ago

0 replies • 489 views
Discussion

Latency to Connect License server

Category: Custom IC Design

By Tarique mohd
•
updated 1 month ago by Saloni Chhabra

3 replies • 723 views
Discussion

Parasitic Extraction Failure in Quantus - Assura

Category: Custom IC Design

By MK202507103018
•
started 1 month ago

0 replies • 161 views
Discussion

Netlisting 'config' view with SPICE source file... CDF parameter m= on symbol is not printed in netlist instance call

Category: Custom IC Design

By JeffBeck
•
updated 1 month ago by JeffBeck

2 replies • 481 views
Discussion

pxf or pac sampled Explanation

Category: Custom IC Design

By Patrick Chang
•
started 1 month ago

0 replies • 577 views
Discussion

calcVal function works during the simulation, but fails after initiating re-evaluation

Category: Custom IC Design

By A1vis
•
updated 1 month ago by A1vis

8 replies • 1618 views
Discussion

PSS/Pnoise analysis for divider circuit, input is pulse waveform from vsource with noise profile

Category: Custom IC Design

By Zaara
•
started 1 month ago

0 replies • 239 views
Discussion

Tolerance relaxation when calculating DC operating point - impact on accuracy of SP analysis

Category: Custom IC Design

By Macio
•
updated 1 month ago by Macio

2 replies • 447 views
Discussion

Nested ddt Operator

Category: Custom IC Design

By JF202408126026
•
updated 1 month ago by JF202408126026

2 replies • 577 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.