Custom IC Design

Latest Posts

Discussion

LVS complaining about lower level hierarchal design

Category: Custom IC Design

By Senan

$usertype
•
started over 3 years ago

0 replies • 7965 views
Discussion

PVS requires pin Label to pass the LVS

Category: Custom IC Design

By Senan

$usertype
•
updated over 3 years ago by Senan

2 replies • 9469 views
Discussion

PDK automation system

Category: Custom IC Design

By hustyzw

$usertype
•
updated over 3 years ago by Andrew Beckett

1 replies • 8976 views
Discussion

ADE Explorer Checks/Asserts Skip Device Inside Subckt is giving an error

Category: Custom IC Design

By Nader Fathy

$usertype
•
updated over 3 years ago by Nader Fathy

3 replies • 3414 views
Discussion

Using sampled pxf analysis to simulate deterministic jitter

Category: Custom IC Design

By Frank Wiedmann

$usertype
•
started over 3 years ago

0 replies • 9488 views
Discussion

via array justification?

Category: Custom IC Design

By kenc184

$usertype
•
updated over 3 years ago by Andrew Beckett

3 replies • 9289 views
Discussion

probing internal bus

Category: Custom IC Design

By delgsy

$usertype
•
updated over 3 years ago by FormerMember

3 replies • 11658 views
Discussion

Incomplete DRC Results

Category: Custom IC Design

By Kevin Buck

$usertype
•
started over 3 years ago

0 replies • 8461 views
Discussion

Clipping layer in Layout

Category: Custom IC Design

By MichR

$usertype
•
updated over 3 years ago by MichR

2 replies • 9421 views
Discussion

Variables in the SPEC section of Cadence Explorer

Category: Custom IC Design

By mhkvy4

$usertype
•
updated over 3 years ago by mhkvy4

4 replies • 11789 views
Discussion

ADE Explorer - Extracted DSPF Netlist - Probing Transient Current

Category: Custom IC Design

By life

$usertype
•
updated over 3 years ago by FormerMember

1 replies • 3505 views
Discussion

Post layout transient simulation

Category: Custom IC Design

By delgsy

$usertype
•
updated over 3 years ago by FormerMember

2 replies • 9511 views
Discussion

Spectre/Verilog-A: how to avoid small time step issues due to @cross() event?

Category: Custom IC Design

By dontpanic

$usertype
•
updated over 3 years ago by jorgeluislagos

5 replies • 8955 views
Discussion

How to change pin size in an existing symbol?

Category: Custom IC Design

By StephanWeber

$usertype
•
updated over 3 years ago by StephanWeber

6 replies • 12536 views
Discussion

re-run a single Monte-Carlo run

Category: Custom IC Design

By Svilen64

$usertype
•
updated over 3 years ago by Andrew Beckett

8 replies • 12899 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.