Custom IC Design

Latest Posts

Discussion

Issue with Import ADE-XL State to Cadence Explorer.

Category: Custom IC Design

By GirishW

$usertype
•
updated over 3 years ago by GirishW

1 replies • 8519 views
Discussion

global pins

Category: Custom IC Design

By donwynne

$usertype
•
updated over 3 years ago by Andrew Beckett

1 replies • 8528 views
Discussion

IC6 In the lsw, there are columns for layer, purpose, V, S. Sometimes m column appears (to set members). How do I turn off this column so it is no longer visible? I must be hitting some bindkey making this appear.

Category: Custom IC Design

By ascott

$usertype
•
updated over 3 years ago by ascott

2 replies • 9024 views
Discussion

slow pointer movement when creating pin automatically in the layout

Category: Custom IC Design

By delgsy

$usertype
•
updated over 3 years ago by Andrew Beckett

1 replies • 8386 views
Discussion

captab

Category: Custom IC Design

By greywanderer

$usertype
•
updated over 3 years ago by greywanderer

10 replies • 12733 views
Discussion

MAESTRO CORNER SETUP

Category: Custom IC Design

By JeyJey

$usertype
•
updated over 3 years ago by Andrew Beckett

2 replies • 11684 views
Discussion

Using a file for vpwlf source

Category: Custom IC Design

By BaaB

$usertype
•
updated over 3 years ago by Andrew Beckett

8 replies • 37862 views
Discussion

Adding text note to the layout

Category: Custom IC Design

By delgsy

$usertype
•
updated over 3 years ago by delgsy

2 replies • 18052 views
Discussion

unwanted unknown layer in the layout

Category: Custom IC Design

By delgsy

$usertype
•
updated over 3 years ago by delgsy

5 replies • 11299 views
Discussion

Is it possible to modify the datasheet template (xml file)?

Category: Custom IC Design

By delgsy

$usertype
•
updated over 3 years ago by Andrew Beckett

1 replies • 8844 views
Discussion

Generating HSpice Netlist from Schematic in Virtuoso

Category: Custom IC Design

By Sanjana8

$usertype
•
started over 3 years ago

0 replies • 9968 views
Discussion

How can I create multirow subrectangle part of Multipart path?

Category: Custom IC Design

By delgsy

$usertype
•
updated over 3 years ago by delgsy

2 replies • 9633 views
Discussion

Datasheet plots differently from Plot All result if using a Plotting Template (ic6.1.8.500.22)

Category: Custom IC Design

By StephanWeber

$usertype
•
updated over 3 years ago by Andrew Beckett

1 replies • 8857 views
Discussion

Is there a way to force plotting curves into the same plot?

Category: Custom IC Design

By StephanWeber

$usertype
•
updated over 3 years ago by StephanWeber

2 replies • 9486 views
Discussion

Error when plotting in adexl

Category: Custom IC Design

By Belal

$usertype
•
updated over 3 years ago by Andrew Beckett

1 replies • 13047 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.