Custom IC Design

Latest Posts

Discussion

ADE Assembler – managing a large number of output expressions (file-based approach?)

Category: Custom IC Design

By baltaci

$usertype
•
updated 1 month ago by Andrew Beckett

1 replies • 996 views
Discussion

DSPF extracted view using Calibre or PVS

Category: Custom IC Design

By Phd SA88

$usertype
•
updated 1 month ago by Phd SA88

2 replies • 1220 views
Discussion

MIMcap is being not recognised by Calibre nmLVS in tsmc65nm technology

Category: Custom IC Design

By SC20260124443

$usertype
•
updated 1 month ago by Saloni Chhabra

1 replies • 946 views
Discussion

Syntax errors when utilising idt() in bsource

Category: Custom IC Design

By GT20260122746

$usertype
•
updated 1 month ago by Andrew Beckett

4 replies • 1634 views
Discussion

Noise file for Isource - Transient Simulation is NOT Noisy

Category: Custom IC Design

By PN202601231518

$usertype
•
updated 1 month ago by PN202601231518

5 replies • 1470 views
Discussion

Importing schematics and layout of io pads into Cadence Virtuoso

Category: Custom IC Design

By AP202512029534

$usertype
•
updated 1 month ago by Andrew Beckett

1 replies • 1002 views
Discussion

Problem with ADE Explorer and spectre_encrypt (IC 21.1 ISR22)

Category: Custom IC Design

By GL202502244954

$usertype
•
updated 1 month ago by Andrew Beckett

2 replies • 3121 views
Discussion

av_extracted to dispf/idspf conversion

Category: Custom IC Design

By msharma

$usertype
•
updated 1 month ago by Andrew Beckett

5 replies • 1619 views
Discussion

plotting results does not properly work

Category: Custom IC Design

By TommasoF

$usertype
•
updated 1 month ago by Leandro Silva

16 replies • 5685 views
Discussion

How can i monitor net voltages in asserts

Category: Custom IC Design

By Purbayan

$usertype
•
updated 2 months ago by Andrew Beckett

1 replies • 986 views
Discussion

FATAL: The following branches form a loop of rigid branches (short) when added to the circuit

Category: Custom IC Design

By TS20260112292

$usertype
•
started 2 months ago

0 replies • 820 views
Discussion

How display SOA report of simulation in ADE

Category: Custom IC Design

By Phd SA88

$usertype
•
started 2 months ago

0 replies • 832 views
Discussion

ADE assembler: How to change packed probe limit for the AMS simulator (xcelium) ?

Category: Custom IC Design

By MC20250412421

$usertype
•
updated 2 months ago by MC20250412421

2 replies • 1319 views
Discussion

Graph window size in VIVA using OCEAN

Category: Custom IC Design

By msharma

$usertype
•
updated 2 months ago by msharma

2 replies • 1160 views
Discussion

PSS + PAC analysis of a parametric amplifier

Category: Custom IC Design

By GL202502244954

$usertype
•
started 2 months ago

0 replies • 880 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.