Custom IC Design

Latest Posts

Discussion

cdl export error when lvs with dracula

Category: Custom IC Design

By kobe0704
•
updated over 14 years ago by Quek

1 replies • 12939 views
Discussion

Regarding Baseline Wander Removal of Bio-Medical signal

Category: Custom IC Design

By Narender Rao
•
updated over 14 years ago by Quek

1 replies • 13120 views
Discussion

strmout flatten gds file

Category: Custom IC Design

By sathisha
•
updated over 14 years ago by Quek

1 replies • 13762 views
Discussion

sensitivity analysis in Ocean script

Category: Custom IC Design

By flying
•
updated over 14 years ago by Andrew Beckett

1 replies • 12792 views
Discussion

invoking virtuoso editor

Category: Custom IC Design

By MAAC
•
updated over 14 years ago by Andrew Beckett

3 replies • 16279 views
Discussion

virtuoso license error_RHEL4

Category: Custom IC Design

By MAAC
•
updated over 14 years ago by Andrew Beckett

1 replies • 15418 views
Discussion

Stremout Flatten gds

Category: Custom IC Design

By sathisha
•
updated over 14 years ago by Andrew Beckett

1 replies • 15432 views
Discussion

How to change save state default setup?

Category: Custom IC Design

By archive
•
updated over 14 years ago by archive

2 replies • 14531 views
Discussion

missing dollarEqualParams in capacitor subckt in auCdl netlist

Category: Custom IC Design

By Paulux
•
started over 14 years ago

0 replies • 13147 views
Discussion

Virtuoso freezes when loading old state with ADE-L

Category: Custom IC Design

By vivkr
•
updated over 14 years ago by Andrew Beckett

1 replies • 14156 views
Discussion

auCdl netlist subckt missing parameters

Category: Custom IC Design

By Paulux
•
updated over 14 years ago by Paulux

4 replies • 15572 views
Discussion

APS: AC during TRAN option ignored

Category: Custom IC Design

By vivkr
•
updated over 14 years ago by vivkr

2 replies • 13126 views
Discussion

Save and Check in IC61

Category: Custom IC Design

By minci
•
updated over 14 years ago by Andrew Beckett

1 replies • 13167 views
Discussion

default simulation states when using ADE-L

Category: Custom IC Design

By vivkr
•
updated over 14 years ago by vivkr

2 replies • 14715 views
Discussion

ADE-XL error

Category: Custom IC Design

By pitter
•
updated over 14 years ago by Andrew Beckett

1 replies • 16489 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.