Custom IC Design

Latest Posts

Discussion

Problem in running tests with different stimulus together in ADE XL

Category: Custom IC Design

By Parameswaran

$usertype
•
updated over 12 years ago by Andrew Beckett

3 replies • 14262 views
Discussion

Regarding grid errors in ICFB layout.

Category: Custom IC Design

By sritha

$usertype
•
updated over 12 years ago by Andrew Beckett

1 replies • 12995 views
Discussion

HSPICE Error

Category: Custom IC Design

By wgtkan

$usertype
•
updated over 12 years ago by Andrew Beckett

1 replies • 13650 views
Discussion

Changing Schematic Editor Search assistant's truncation limit

Category: Custom IC Design

By Dmitry Babin

$usertype
•
updated over 12 years ago by Dmitry Babin

2 replies • 1205 views
Discussion

Saving plotting options in output setup

Category: Custom IC Design

By jeremyholleman

$usertype
•
started over 12 years ago

0 replies • 14585 views
Discussion

Need help for dracula lvs!!!

Category: Custom IC Design

By cpygczy

$usertype
•
updated over 12 years ago by cpygczy

8 replies • 16577 views
Discussion

Selecting the Process technology

Category: Custom IC Design

By Sonnet

$usertype
•
updated over 12 years ago by Sonnet

1 replies • 13465 views
Discussion

"Error(s) found during netlisting. The netlist may be corrupt"

Category: Custom IC Design

By NcfC

$usertype
•
updated over 12 years ago by NcfC

4 replies • 12991 views
Discussion

[Solved] analogLib -> switch: Unexpected switching behaviour. Someone with experience?

Category: Custom IC Design

By edwina

$usertype
•
updated over 12 years ago by edwina

5 replies • 11800 views
Discussion

streamOutKeys error with IC6.1.5 ?

Category: Custom IC Design

By isazulkc

$usertype
•
updated over 12 years ago by isazulkc

2 replies • 13720 views
Discussion

ERROR (VACOMP-1008): Cannot compile ahdlcmi module library when I practice the AMSKIT615 package.

Category: Custom IC Design

By Alex Liao

$usertype
•
updated over 12 years ago by Andrew Beckett

5 replies • 15878 views
Discussion

PZ-Simulation and STB open loop Simulation.

Category: Custom IC Design

By Zitty

$usertype
•
updated over 12 years ago by Andrew Beckett

3 replies • 15902 views
Discussion

Netlisting Problem in ADE XL

Category: Custom IC Design

By dannyo

$usertype
•
updated over 12 years ago by Andrew Beckett

3 replies • 14373 views
Discussion

analog_extracted simulation

Category: Custom IC Design

By Magistus

$usertype
•
updated over 12 years ago by Andrew Beckett

1 replies • 13059 views
Discussion

LVS check with cds_thru

Category: Custom IC Design

By StreamCX

$usertype
•
updated over 12 years ago by Andrew Beckett

1 replies • 6017 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.