Custom IC Design

Latest Posts

Discussion

ERROR (ASSEMBLER-5011) and high memory usage after some long simulations

Category: Custom IC Design

By delgsy

$usertype
•
updated over 3 years ago by Andrew Beckett

1 replies • 9531 views
Discussion

Coplanar wavewguide with GND plane

Category: Custom IC Design

By BoniUNIPR

$usertype
•
updated over 3 years ago by BoniUNIPR

2 replies • 9638 views
Discussion

verilogA

Category: Custom IC Design

By abdurrahman0234

$usertype
•
updated over 3 years ago by Andrew Beckett

1 replies • 9363 views
Discussion

InstallScape - failed to install component: cdsPython

Category: Custom IC Design

By bernardoleite

$usertype
•
updated over 3 years ago by bernardoleite

5 replies • 3420 views
Discussion

Cannot select signals to be saved in ADE Explorer/Assembler; net listing is incorrect etc.

Category: Custom IC Design

By SteveVrk

$usertype
•
updated over 3 years ago by FormerMember

9 replies • 5875 views
Discussion

VerilogA module instance parameter override weird behavior

Category: Custom IC Design

By AAbdelRahman

$usertype
•
updated over 3 years ago by AAbdelRahman

7 replies • 13395 views
Discussion

Thermal noise modeling

Category: Custom IC Design

By mahdiee86

$usertype
•
updated over 3 years ago by Andrew Beckett

5 replies • 12717 views
Discussion

Assembler-4040 Failed to fetch results from Matlab script

Category: Custom IC Design

By Brad RFeng

$usertype
•
updated over 3 years ago by Andrew Beckett

1 replies • 9196 views
Discussion

Maestro file become very large

Category: Custom IC Design

By delgsy

$usertype
•
updated over 3 years ago by delgsy

2 replies • 9901 views
Discussion

Multipart Path Dependent Separation and Multiple Master Paths

Category: Custom IC Design

By Kevin Buck

$usertype
•
updated over 3 years ago by Kevin Buck

4 replies • 10650 views
Discussion

5 Terminal MOSFET to exploit the Bipolar Operation of MOSFET

Category: Custom IC Design

By Zahid1234

$usertype
•
updated over 3 years ago by Andrew Beckett

1 replies • 10135 views
Discussion

Verilog-A Parser shows an error but simulation runs successfully with 0 errors

Category: Custom IC Design

By ElZorro

$usertype
•
updated over 3 years ago by ElZorro

2 replies • 12253 views
Discussion

Conditional netlisting of instance depending on CDF parameter value

Category: Custom IC Design

By JackCadnece

$usertype
•
updated over 3 years ago by JackCadnece

2 replies • 9926 views
Discussion

Liberate - Constraint search failed

Category: Custom IC Design

By iamKarthikBK

$usertype
•
updated over 3 years ago by iamKarthikBK

4 replies • 2387 views
Discussion

How to query the Assembler results database for an evaluated expression?

Category: Custom IC Design

By Brad RFeng

$usertype
•
updated over 3 years ago by Andrew Beckett

5 replies • 11217 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.