Custom IC Design

Latest Posts

Discussion

ADE (Explorer / Assembler) Stimuli Assignment as a floating voltage source

Category: Custom IC Design

By Huf

$usertype
•
started over 1 year ago

0 replies • 3825 views
Discussion

Can't unlock explorer run on ADE Assembler

Category: Custom IC Design

By Thais

$usertype
•
updated over 1 year ago by Andrew Beckett

1 replies • 1341 views
Discussion

Is it possible to setup Layout GXL to use multiple CPU cores?

Category: Custom IC Design

By RuihW

$usertype
•
started over 1 year ago

0 replies • 3905 views
Discussion

VPULSE PARAMETERS INDICATION ??

Category: Custom IC Design

By ganesh9989

$usertype
•
updated over 1 year ago by Andrew Beckett

1 replies • 4713 views
Discussion

Change setup of the extracted netlist (Calibre view) -- extraction with QRC

Category: Custom IC Design

By BitanMallik

$usertype
•
started over 1 year ago

0 replies • 638 views
Discussion

LEF generated with non-used layer info

Category: Custom IC Design

By RuihW

$usertype
•
started over 1 year ago

0 replies • 3989 views
Discussion

Assembler Global Optimization

Category: Custom IC Design

By sram17

$usertype
•
updated over 1 year ago by sram17

1 replies • 4255 views
Discussion

Device Check Asserts that only apply within a specific time window

Category: Custom IC Design

By dconnern33

$usertype
•
started over 1 year ago

0 replies • 4326 views
Discussion

input-referred noise measurement issue

Category: Custom IC Design

By engmsalik321

$usertype
•
updated over 1 year ago by Andrew Beckett

4 replies • 6773 views
Discussion

ASU 7nm installation in Cadence Virtuoso

Category: Custom IC Design

By samanway

$usertype
•
updated over 1 year ago by Andrew Beckett

1 replies • 4342 views
Discussion

how to write log while using features of Advanced Optimization ?

Category: Custom IC Design

By Monarch03116

$usertype
•
updated over 1 year ago by Andrew Beckett

1 replies • 3985 views
Discussion

Parametric Analysis Maestro

Category: Custom IC Design

By AghilesD

$usertype
•
updated over 1 year ago by Frank Wiedmann

1 replies • 5229 views
Discussion

Mapping the net names of schematic netlist and layout netlist

Category: Custom IC Design

By DEEPWATER

$usertype
•
updated over 1 year ago by Shawn Daniel Rodrigues

2 replies • 5329 views
Discussion

Temperature simulation in ADE Explorer/Assembler

Category: Custom IC Design

By TzuYun Chang

$usertype
•
updated over 1 year ago by DomiHammerfall

1 replies • 1722 views
Discussion

spefcheck for caliber pex file

Category: Custom IC Design

By NXPMaheshwar

$usertype
•
updated over 1 year ago by NXPMaheshwar

4 replies • 4797 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.