Custom IC Design

Latest Posts

Discussion

Trigger warning on sessioin start

Category: Custom IC Design

By wgtkan

$usertype
•
updated over 12 years ago by Andrew Beckett

4 replies • 15693 views
Discussion

Creating an automatic via

Category: Custom IC Design

By Siddique baig

$usertype
•
updated over 12 years ago by Andrew Beckett

1 replies • 16493 views
Discussion

Log directory gets created (taking up space)

Category: Custom IC Design

By wgtkan

$usertype
•
updated over 12 years ago by Andrew Beckett

1 replies • 13395 views
Discussion

How to change wire's collor in Virtuso Schematic Editor

Category: Custom IC Design

By Runner

$usertype
•
updated over 12 years ago by Andrew Beckett

2 replies • 3379 views
Discussion

Generate legenend on a plot

Category: Custom IC Design

By wgtkan

$usertype
•
updated over 12 years ago by Andrew Beckett

19 replies • 25100 views
Discussion

How to import spice models libraries (*.lib and *.olb) in cadence/virtuoso/spectre ?

Category: Custom IC Design

By lraf

$usertype
•
updated over 12 years ago by HamidKhatibi

8 replies • 14303 views
Discussion

Want SKILL to check and save schematic!

Category: Custom IC Design

By ukelkar

$usertype
•
updated over 12 years ago by ukelkar

4 replies • 20912 views
Discussion

simulation directory

Category: Custom IC Design

By wgtkan

$usertype
•
updated over 12 years ago by wgtkan

2 replies • 13723 views
Discussion

ocean XL - ocnxl test without analysis statement..

Category: Custom IC Design

By markbeck

$usertype
•
updated over 12 years ago by markbeck

4 replies • 2142 views
Discussion

VIVA waveform legend font size

Category: Custom IC Design

By narayanb

$usertype
•
updated over 12 years ago by narayanb

3 replies • 15128 views
Discussion

Temperature Variation to only one FET?

Category: Custom IC Design

By Kimn

$usertype
•
updated over 12 years ago by Quek

3 replies • 15295 views
Discussion

SKILL to modify layout parameter

Category: Custom IC Design

By 40Ford

$usertype
•
updated over 12 years ago by theopaone

6 replies • 19125 views
Discussion

Spacing table is not found in generated lef

Category: Custom IC Design

By Arslan

$usertype
•
updated over 12 years ago by Alex Soyer

1 replies • 13638 views
Discussion

Export .tf into .lef file

Category: Custom IC Design

By sohaiba

$usertype
•
updated over 12 years ago by Alex Soyer

3 replies • 15205 views
Discussion

Layout problem with nMOS transistors N_BPW_12_LLNVT 65 nm UMC

Category: Custom IC Design

By ingenier7

$usertype
•
updated over 12 years ago by Quek

1 replies • 14090 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.