Custom IC Design

Latest Posts

Discussion

A general question about warnings and notices in Virtuoso

Category: Custom IC Design

By MohNaj

$usertype
•
updated over 3 years ago by FormerMember

1 replies • 11522 views
Discussion

How to have a scs file using a design variable or relative path

Category: Custom IC Design

By Pedro P

$usertype
•
updated over 3 years ago by Andrew Beckett

1 replies • 8214 views
Discussion

Input impedence of the differential pair in cadence

Category: Custom IC Design

By muhdnura

$usertype
•
updated over 3 years ago by muhdnura

1 replies • 7810 views
Discussion

Monte-Carlo output for mean+-x*sigma?

Category: Custom IC Design

By StephanWeber

$usertype
•
updated over 3 years ago by Andrew Beckett

6 replies • 5509 views
Discussion

plot problem waveVswave[IM3 vs Pout]

Category: Custom IC Design

By atwinter

$usertype
•
updated over 3 years ago by FormerMember

1 replies • 1573 views
Discussion

Highlight render delay on Virtuoso IC6.1.8

Category: Custom IC Design

By RicardoGV1

$usertype
•
updated over 3 years ago by RicardoGV1

2 replies • 8684 views
Discussion

Vco design virtuoso

Category: Custom IC Design

By Psyliver

$usertype
•
updated over 3 years ago by Psyliver

2 replies • 8949 views
Discussion

Vco design s parameters

Category: Custom IC Design

By Psyliver

$usertype
•
updated over 3 years ago by FormerMember

1 replies • 8502 views
Discussion

measuring setup and hold in adel/mastero

Category: Custom IC Design

By hdeshmukhnvidia

$usertype
•
updated over 3 years ago by FormerMember

2 replies • 4217 views
Discussion

When performing Monte Carlo simulation on ADC, APS or XPS MS simulation reports an error

Category: Custom IC Design

By zuiying

$usertype
•
started over 3 years ago

0 replies • 8001 views
Discussion

How to evaluate expressions in ADE Assembler during a Monte Carlo simulation that require results from a single run at nominal conditions?

Category: Custom IC Design

By FormerMember

$usertype
•
updated over 3 years ago by delgsy

2 replies • 4493 views
Discussion

Importing and simulating .cir spice file in Cadence

Category: Custom IC Design

By delgsy

$usertype
•
updated over 3 years ago by delgsy

5 replies • 12512 views
Discussion

Edit Snap Mode is being set to "anyAngle" on startup - Virtuoso XL 6.1.8-64b.500.21

Category: Custom IC Design

By dietSprunk

$usertype
•
updated over 3 years ago by dietSprunk

2 replies • 2264 views
Discussion

cdsterm info sometimes does not show?

Category: Custom IC Design

By kenc184

$usertype
•
updated over 3 years ago by kenc184

8 replies • 11222 views
Discussion

Problem with EM/IR simulation: port name mismatch between SPF file and schematic netlist

Category: Custom IC Design

By ykhuang

$usertype
•
updated over 3 years ago by ykhuang

2 replies • 3996 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.