Custom IC Design

Latest Posts

Discussion

about cadence virtuoso guidance manual problem

Category: Custom IC Design

By JJ202503031042

$usertype
•
updated 4 months ago by JJ202503031042

3 replies • 1809 views
Discussion

Creating Assura DRC rule to check that sep of 2 layers is exactly 2 different values

Category: Custom IC Design

By Miguel V

$usertype
•
started 4 months ago

0 replies • 1133 views
Discussion

LVS Warning: “Unattached port label” for PLUS/MINUS on layer ind11_text — can’t locate device

Category: Custom IC Design

By RK202509013321

$usertype
•
updated 4 months ago by RobMan

3 replies • 1372 views
Discussion

Dual Core Oscillator Open Loop

Category: Custom IC Design

By IS20250922772

$usertype
•
started 4 months ago

0 replies • 1046 views
Discussion

Assembler: possible to disable automatic evaluation of output expressions?

Category: Custom IC Design

By dontpanic

$usertype
•
updated 4 months ago by Andrew Beckett

1 replies • 1291 views
Discussion

Assembler: possible to force inclusion of model file(s) at the very beginning of netlist?

Category: Custom IC Design

By dontpanic

$usertype
•
updated 4 months ago by Andrew Beckett

3 replies • 963 views
Discussion

Interactive mode for Spectre using Python/TCL

Category: Custom IC Design

By CB202409064221

$usertype
•
updated 4 months ago by Andrew Beckett

1 replies • 529 views
Discussion

PAC is giving 0V at the output

Category: Custom IC Design

By SA202512302438

$usertype
•
updated 4 months ago by Frank Wiedmann

2 replies • 1444 views
Discussion

Replace symbol pin names without changing the pin placement and symbol boundary

Category: Custom IC Design

By SimhanAnalog

$usertype
•
updated 4 months ago by SimhanAnalog

4 replies • 2163 views
Discussion

Which simulation tools are supported for Voltus-XFi within Virtuoso environment?

Category: Custom IC Design

By JY202510312553

$usertype
•
started 4 months ago

0 replies • 1097 views
Discussion

TSMC PDK Inductor Finder

Category: Custom IC Design

By nqthang

$usertype
•
started 4 months ago

0 replies • 1427 views
Discussion

Fundamental question on edge phase noise from sampled PNOISE

Category: Custom IC Design

By Yuto Lau

$usertype
•
updated 4 months ago by Yuto Lau

6 replies • 2060 views
Discussion

PWM block gain simulation using pss

Category: Custom IC Design

By TH202510293247

$usertype
•
started 4 months ago

0 replies • 964 views
Discussion

Cadence Virtuoso IC6.1.8 - Layout GXL Automatic Placement

Category: Custom IC Design

By hoangtn3702

$usertype
•
started 4 months ago

0 replies • 355 views
Discussion

wait a long time to have results updated

Category: Custom IC Design

By sjwprcssw

$usertype
•
started 4 months ago

0 replies • 1125 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.