Custom IC Design

Latest Posts

Discussion

CAPTAB DETAILS

Category: Custom IC Design

By auto dipper

$usertype
•
updated over 11 years ago by auto dipper

12 replies • 19564 views
Discussion

How to know all the layers present in a PCELL

Category: Custom IC Design

By RFStuff

$usertype
•
updated over 11 years ago by Andrew Beckett

3 replies • 13636 views
Discussion

default settings for ViVa waveform viewer

Category: Custom IC Design

By vivkr

$usertype
•
updated over 11 years ago by Andrew Beckett

6 replies • 25990 views
Discussion

APS:Command line: Multi-Processing

Category: Custom IC Design

By Ionutz

$usertype
•
updated over 11 years ago by Andrew Beckett

1 replies • 1738 views
Discussion

Insufficient memory to continue{MMSIM12}.

Category: Custom IC Design

By RFStuff

$usertype
•
updated over 11 years ago by Andrew Beckett

1 replies • 686 views
Discussion

SPEF file comparison for Calibre xRC and StarRC

Category: Custom IC Design

By frasheed

$usertype
•
updated over 11 years ago by Andrew Beckett

3 replies • 17872 views
Discussion

RVE CN command equivalent to PVS

Category: Custom IC Design

By jorenrefuerzo

$usertype
•
updated over 11 years ago by Andrew Beckett

3 replies • 14265 views
Discussion

Bind key to change Path end type(ex:extend,truncate,round,variable)

Category: Custom IC Design

By KarthikJaiho

$usertype
•
updated over 11 years ago by KarthikJaiho

2 replies • 1607 views
Discussion

Importing .gds file in virtuoso

Category: Custom IC Design

By RFStuff

$usertype
•
updated over 11 years ago by RFStuff

2 replies • 15006 views
Discussion

How to create layout xl for user defined pcell with same parameters as in schematic??

Category: Custom IC Design

By KarthikJaiho

$usertype
•
updated over 11 years ago by Andrew Beckett

1 replies • 13117 views
Discussion

Abstract Generator : 2 layouts of a same "Memory instance" identified as "Block" and "Core" why ?

Category: Custom IC Design

By samung

$usertype
•
updated over 11 years ago by ColinSutlieff

1 replies • 999 views
Discussion

Netlist error when simulating BSIMCMG

Category: Custom IC Design

By Chen23

$usertype
•
updated over 11 years ago by Chen23

1 replies • 15795 views
Discussion

ABSTRACT GENERATOR : absSelectCell for a multi-cells Library, syntax ?

Category: Custom IC Design

By samung

$usertype
•
updated over 11 years ago by samung

2 replies • 13353 views
Discussion

Design rules for library TSMC 0.18U CMOS 018 DEEP (6M, HV FET, S block)

Category: Custom IC Design

By rajrevanth61

$usertype
•
updated over 11 years ago by ColinSutlieff

1 replies • 16620 views
Discussion

connect all the bus lines together

Category: Custom IC Design

By Clidre

$usertype
•
updated over 11 years ago by FormerMember

3 replies • 18613 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.