Custom IC Design

Latest Posts

Discussion

ADE L netlister to stop at cell name match rather than view name match

Category: Custom IC Design

By SatendraMaurya

$usertype
•
updated over 7 years ago by SatendraMaurya

2 replies • 13382 views
Discussion

Sweeping of variable with step as expression

Category: Custom IC Design

By Nicolas Callens

$usertype
•
updated over 7 years ago by Andrew Beckett

1 replies • 15863 views
Discussion

Assembler Run Plan: enforcing runs to sequence correctly

Category: Custom IC Design

By Cra1g

$usertype
•
updated over 7 years ago by Dimitra Papazoglou

4 replies • 16333 views
Discussion

how to reduce power in post layout simulation

Category: Custom IC Design

By jayakandpal

$usertype
•
started over 7 years ago

0 replies • 13241 views
Discussion

Pin mismatch between Symbols and Schematics

Category: Custom IC Design

By anurans

$usertype
•
updated over 7 years ago by Quek

1 replies • 16407 views
Discussion

Characterizing cells with verilog-A models for components

Category: Custom IC Design

By farhan89

$usertype
•
started over 7 years ago

0 replies • 13861 views
Discussion

Changing the number of series instances in a schematic

Category: Custom IC Design

By MoHas

$usertype
•
updated over 7 years ago by MoHas

9 replies • 23380 views
Discussion

Voltus: how to generate the "DFII Layer Map File"?

Category: Custom IC Design

By dontpanic

$usertype
•
updated over 7 years ago by Saloni Chhabra

6 replies • 8749 views
Discussion

avoiding ams re-gen and re-compile the netlist database

Category: Custom IC Design

By DavidLou

$usertype
•
updated over 7 years ago by DavidLou

2 replies • 14500 views
Discussion

Stream out GDS excluding selected cells

Category: Custom IC Design

By Cambridge Lv

$usertype
•
updated over 7 years ago by Cambridge Lv

2 replies • 2063 views
Discussion

changing the location of netlist creation in loop

Category: Custom IC Design

By Suryansh Singh

$usertype
•
updated over 7 years ago by Suryansh Singh

2 replies • 13630 views
Discussion

Multiple GND PAD/Pins connected to the same GND Plane

Category: Custom IC Design

By PatORiordan

$usertype
•
updated over 7 years ago by Andrew Beckett

1 replies • 2028 views
Discussion

pspice code in spectre.

Category: Custom IC Design

By thomas101

$usertype
•
updated over 7 years ago by thomas101

4 replies • 17008 views
Discussion

Saving ADEXL Results automatically

Category: Custom IC Design

By Michele Ancis

$usertype
•
updated over 7 years ago by Andrew Beckett

13 replies • 28507 views
Discussion

ADE XL corner test error

Category: Custom IC Design

By SteffenK

$usertype
•
updated over 7 years ago by SteffenK

8 replies • 17801 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.