Custom IC Design

Latest Posts

Discussion

error in checking lvs test with calibre tool

Category: Custom IC Design

By salar1991

$usertype
•
updated over 7 years ago by salar1991

2 replies • 16850 views
Discussion

ADE XL netlisting error (some schematic components are blank)

Category: Custom IC Design

By CSCNalu

$usertype
•
updated over 7 years ago by CSCNalu

5 replies • 16085 views
Discussion

Veriloga parameter expression

Category: Custom IC Design

By RobinCommander

$usertype
•
updated over 7 years ago by RobinCommander

3 replies • 17405 views
Discussion

Leakage current and Leakage power

Category: Custom IC Design

By Sanjay24

$usertype
•
updated over 7 years ago by Quek

1 replies • 13947 views
Discussion

Verilog-A model and temperature in AC-Sim

Category: Custom IC Design

By HoWei

$usertype
•
updated over 7 years ago by HoWei

3 replies • 18894 views
Discussion

Inconsistent "PSD" results between MATLAB & Cadence Calculator

Category: Custom IC Design

By Cod Liang

$usertype
•
updated over 7 years ago by Andrew Beckett

3 replies • 6050 views
Discussion

How to set conditional tests in ADEXL to avoid running tests not needed in a sequence of tests.

Category: Custom IC Design

By angcol

$usertype
•
updated over 7 years ago by angcol

4 replies • 14455 views
Discussion

Techno via construction constraint for overlapping vias

Category: Custom IC Design

By RVERP

$usertype
•
started over 7 years ago

0 replies • 12875 views
Discussion

Parametric Analysis - Random Values

Category: Custom IC Design

By vijaykpd

$usertype
•
updated over 7 years ago by vijaykpd

2 replies • 1090 views
Discussion

filter_sg in dyn_floatdcpath check

Category: Custom IC Design

By anoopvk

$usertype
•
updated over 7 years ago by Andrew Beckett

1 replies • 13358 views
Discussion

not_gate verilogA model in ahdlLib

Category: Custom IC Design

By VLSIiitm

$usertype
•
updated over 7 years ago by Andrew Beckett

3 replies • 16261 views
Discussion

Library Manager display settings

Category: Custom IC Design

By Aldo2

$usertype
•
updated over 7 years ago by Aldo2

2 replies • 14750 views
Discussion

Virtuoso ADE Explorer/Assembler problem with load balancing system (type SGE)

Category: Custom IC Design

By WojtekB

$usertype
•
updated over 7 years ago by Andrew Beckett

1 replies • 3103 views
Discussion

customizing ViVA result browser traces default settings

Category: Custom IC Design

By HoWei

$usertype
•
updated over 7 years ago by HoWei

4 replies • 15587 views
Discussion

How to find frequency for ring oscillator in Monte-Carlo analysis?

Category: Custom IC Design

By Amin Zayed

$usertype
•
updated over 7 years ago by Amin Zayed

2 replies • 14750 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.