Custom IC Design

Latest Posts

Discussion

Solved: binary counter in VerilogA with programmable stepsize

Category: Custom IC Design

By Clidre

$usertype
•
updated over 8 years ago by vijaykpd

4 replies • 25688 views
Discussion

RelXpert Error with intermediate file input.p1

Category: Custom IC Design

By PatriciaG

$usertype
•
updated over 8 years ago by Andrew Beckett

1 replies • 13384 views
Discussion

PSS and number of harmonics in crystal oscillators

Category: Custom IC Design

By PeppeW90

$usertype
•
updated over 8 years ago by Andrew Beckett

1 replies • 14092 views
Discussion

layout-xl schematic numbering update

Category: Custom IC Design

By NoelCFC

$usertype
•
updated over 8 years ago by NoelCFC

2 replies • 13349 views
Discussion

DRC License Error

Category: Custom IC Design

By legolas

$usertype
•
updated over 8 years ago by Andrew Beckett

3 replies • 15305 views
Discussion

Transient simulation of a crystal oscillator

Category: Custom IC Design

By PeppeW90

$usertype
•
updated over 8 years ago by Tawna

1 replies • 17130 views
Discussion

SRAM Design

Category: Custom IC Design

By Naina123

$usertype
•
started over 8 years ago

0 replies • 14408 views
Discussion

Standard Cell Libraries (Basic)

Category: Custom IC Design

By AndreyVolk

$usertype
•
updated over 8 years ago by AndreyVolk

2 replies • 6369 views
Discussion

Phase Margin Calculation

Category: Custom IC Design

By netbug

$usertype
•
updated over 8 years ago by Andrew Beckett

1 replies • 16447 views
Discussion

Error running DRC on Assura - "The Assura DRC Run Failed"

Category: Custom IC Design

By fanelli

$usertype
•
updated over 8 years ago by fanelli

2 replies • 2578 views
Discussion

creating custom cell

Category: Custom IC Design

By asetji

$usertype
•
started over 8 years ago

0 replies • 13555 views
Discussion

problem simulating a sub-circuit (spectre model) with ade

Category: Custom IC Design

By asetji

$usertype
•
updated over 8 years ago by asetji

3 replies • 15532 views
Discussion

VerilogA vs. built-in device models

Category: Custom IC Design

By samer1

$usertype
•
updated over 8 years ago by samer1

2 replies • 13703 views
Discussion

How to avoid compiling Verilog/sytemVerilog views every time you netlist (AMS)?

Category: Custom IC Design

By iguerra

$usertype
•
updated over 8 years ago by Andrew Beckett

3 replies • 3391 views
Discussion

cds_get_analog_value or cgav is not correct

Category: Custom IC Design

By nthoangga

$usertype
•
updated over 8 years ago by Andrew Beckett

1 replies • 14022 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.