Custom IC Design

Latest Posts

Discussion

PDK menu not showing in CIW

Category: Custom IC Design

By wgtkan

$usertype
•
updated over 8 years ago by Andrew Beckett

1 replies • 14900 views
Discussion

ADE simulation setup toolbar missing buttons

Category: Custom IC Design

By wgtkan

$usertype
•
updated over 8 years ago by Andrew Beckett

3 replies • 15130 views
Discussion

How to creat a uniform distribution in source file for Monte-Carlo simulation?

Category: Custom IC Design

By UUinfini

$usertype
•
updated over 8 years ago by lartola

8 replies • 19184 views
Discussion

Plotting Gm vs Vgs for different values of Vbs

Category: Custom IC Design

By wgtkan

$usertype
•
updated over 8 years ago by fatcat1206

4 replies • 24496 views
Discussion

oa2cdb translation

Category: Custom IC Design

By tkhan

$usertype
•
updated over 8 years ago by Andrew Beckett

10 replies • 17831 views
Discussion

RE: ADEXL parametric simulation scalar plot

Category: Custom IC Design

By kenambo

$usertype
•
updated over 8 years ago by kenambo

2 replies • 14290 views
Discussion

Layout Netlist and Topcell Netlist shows correct connections but LVS does not pass!!!

Category: Custom IC Design

By mehdina94rm

$usertype
•
updated over 8 years ago by mehdina94rm

2 replies • 17572 views
Discussion

Should I use the PIN or the NET layer for gnd?

Category: Custom IC Design

By dpalomeq

$usertype
•
updated over 8 years ago by dpalomeq

2 replies • 13939 views
Discussion

License server

Category: Custom IC Design

By Milt

$usertype
•
updated over 8 years ago by Marc Heise

1 replies • 14256 views
Discussion

Pins are not annotated using subcircuit (netlist)

Category: Custom IC Design

By Johanny Saenz

$usertype
•
updated over 8 years ago by Johanny Saenz

4 replies • 15369 views
Discussion

Measure DNL/INL in ADE-XL

Category: Custom IC Design

By migrg

$usertype
•
updated over 8 years ago by migrg

1 replies • 8874 views
Discussion

dft error with a valid transient waveform

Category: Custom IC Design

By Aldo2

$usertype
•
updated over 8 years ago by Aldo2

4 replies • 14740 views
Discussion

Problem in importing verilog netlist to cadence

Category: Custom IC Design

By Casp

$usertype
•
started over 8 years ago

0 replies • 13656 views
Discussion

Verilog-A, one time execution function

Category: Custom IC Design

By samer1

$usertype
•
updated over 8 years ago by samer1

6 replies • 20817 views
Discussion

scs files

Category: Custom IC Design

By samer1

$usertype
•
updated over 8 years ago by Quek

6 replies • 25630 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.