Custom IC Design

Latest Posts

Discussion

Problem saving intrinsic parameters using save statement save NM0:all

Category: Custom IC Design

By Bean1234

$usertype
•
updated over 8 years ago by Andrew Beckett

1 replies • 1601 views
Discussion

Storing config of a cell in a file/cellview

Category: Custom IC Design

By itos

$usertype
•
updated over 8 years ago by Andrew Beckett

3 replies • 1810 views
Discussion

BER test setup in cadence

Category: Custom IC Design

By EngrZM

$usertype
•
started over 8 years ago

0 replies • 13419 views
Discussion

Cadence Virtuoso: Import a large verilog netlist to cadence schematic

Category: Custom IC Design

By oAwad

$usertype
•
updated over 8 years ago by Andrew Beckett

3 replies • 18120 views
Discussion

layout dynamic selection accessibility?

Category: Custom IC Design

By yeh1

$usertype
•
updated over 8 years ago by Andrew Beckett

1 replies • 13351 views
Discussion

import physical verilog netlist in Virtuoso

Category: Custom IC Design

By oAwad

$usertype
•
updated over 8 years ago by Andrew Beckett

5 replies • 24537 views
Discussion

Assura problems with feedthrough caps

Category: Custom IC Design

By ManuelSuarez

$usertype
•
updated over 8 years ago by ManuelSuarez

2 replies • 13547 views
Discussion

Cadence Liberate: Path delays all zero in exported of verilog models

Category: Custom IC Design

By marten

$usertype
•
updated over 8 years ago by marten

6 replies • 15788 views
Discussion

Spectre: use models on a per module basis?

Category: Custom IC Design

By dontpanic

$usertype
•
updated over 8 years ago by dontpanic

4 replies • 16146 views
Discussion

A few questions regarding using PSS for rectifier design

Category: Custom IC Design

By MenghanSun

$usertype
•
updated over 8 years ago by Andrew Beckett

5 replies • 15655 views
Discussion

Generating a bit stream in Virtuoso

Category: Custom IC Design

By oAwad

$usertype
•
updated over 8 years ago by Andrew Beckett

1 replies • 16538 views
Discussion

Can't open cells in hierarchical schematic in Virtuoso

Category: Custom IC Design

By oAwad

$usertype
•
updated over 8 years ago by Andrew Beckett

1 replies • 3577 views
Discussion

layer map file for GDS transfer to virtuoso

Category: Custom IC Design

By oAwad

$usertype
•
updated over 8 years ago by oAwad

9 replies • 30532 views
Discussion

Sweeping 2 variables (at a time) in Parametric analysis

Category: Custom IC Design

By EngrZM

$usertype
•
updated over 8 years ago by Andrew Beckett

6 replies • 26246 views
Discussion

DEFT

Category: Custom IC Design

By samer1

$usertype
•
updated over 8 years ago by Andrew Beckett

3 replies • 13604 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.