Custom IC Design

Latest Posts

Discussion

Create a symbol to assign wire name in Virtuoso schematic editor

Category: Custom IC Design

By happymos123

$usertype
•
updated over 10 years ago by Andrew Beckett

1 replies • 14357 views
Discussion

Bindkeys

Category: Custom IC Design

By 1kewlcat

$usertype
•
updated over 10 years ago by ArKa01

8 replies • 16091 views
Discussion

reltol settings < 1e-3

Category: Custom IC Design

By david0526

$usertype
•
updated over 10 years ago by Andrew Beckett

2 replies • 2644 views
Discussion

Identify the logic function of a layout

Category: Custom IC Design

By gonsays

$usertype
•
updated over 10 years ago by Andrew Beckett

6 replies • 17048 views
Discussion

Updated Spectre Transient Noise Problem

Category: Custom IC Design

By Stepan

$usertype
•
updated over 10 years ago by Andrew Beckett

1 replies • 13352 views
Discussion

No Waveform Data When Using psf Command

Category: Custom IC Design

By mckeen

$usertype
•
updated over 10 years ago by mckeen

4 replies • 16685 views
Discussion

Multi-harmonic load pull analysis

Category: Custom IC Design

By Desgn

$usertype
•
started over 10 years ago

0 replies • 13240 views
Discussion

incremental techDB and constraintGroups

Category: Custom IC Design

By marcelpreda

$usertype
•
updated over 10 years ago by marcelpreda

5 replies • 15797 views
Discussion

Plotting a digital bus against an analog signal

Category: Custom IC Design

By ag2888

$usertype
•
started over 10 years ago

0 replies • 13565 views
Discussion

APS under ADE XL

Category: Custom IC Design

By Awny

$usertype
•
updated over 10 years ago by Andrew Beckett

1 replies • 13633 views
Discussion

Effect of mos fingering in schematic simulation

Category: Custom IC Design

By jdp721

$usertype
•
updated over 10 years ago by Andrew Beckett

1 replies • 13339 views
Discussion

stract error

Category: Custom IC Design

By pejman saleh

$usertype
•
updated over 10 years ago by Quek

1 replies • 12885 views
Discussion

Transistor multiplier is not getting changed

Category: Custom IC Design

By kapiljainwal

$usertype
•
started over 10 years ago

0 replies • 12876 views
Discussion

Assura LVS matches PVS LVS does not

Category: Custom IC Design

By MoMiner1870

$usertype
•
updated over 10 years ago by Andrew Beckett

1 replies • 13879 views
Discussion

Using MMSIM11.1 (64 bit) to simulate VerilogA modules

Category: Custom IC Design

By qnehal

$usertype
•
updated over 10 years ago by Andrew Beckett

5 replies • 14519 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.