Custom IC Design

Latest Posts

Discussion

how to add printf statement to .cdsenv file?

Category: Custom IC Design

By KurtKimber1

$usertype
•
updated over 3 years ago by KurtKimber1

4 replies • 10113 views
Discussion

Print Noise summary and corresponding OCEAN noiseSummary

Category: Custom IC Design

By AncisMichele

$usertype
•
updated over 3 years ago by AncisMichele

15 replies • 15690 views
Discussion

Can the stb simulation in Spectre calculate the negative phase margin?

Category: Custom IC Design

By zuiying

$usertype
•
updated over 3 years ago by zuiying

11 replies • 17632 views
Discussion

Several problems with interfacing Spectre through Matlab

Category: Custom IC Design

By FormerMember

$usertype
•
updated over 3 years ago by Andrew Beckett

1 replies • 5002 views
Discussion

Prevent Maestro from reporting undefined design variables

Category: Custom IC Design

By FormerMember

$usertype
•
updated over 3 years ago by FormerMember

3 replies • 4732 views
Discussion

5G signal sources and simulation inside Spectre / Virtuoso

Category: Custom IC Design

By sidm

$usertype
•
updated over 3 years ago by Andrew Beckett

11 replies • 14585 views
Discussion

DRC Error Using Assura

Category: Custom IC Design

By omiya

$usertype
•
updated over 3 years ago by Andrew Beckett

3 replies • 11649 views
Discussion

global pins

Category: Custom IC Design

By abdurrahman0234

$usertype
•
started over 3 years ago

0 replies • 8889 views
Discussion

Are there any rules and techniques for setting the accuracy and step length when performing transient simulation of unstable systems (that is, the transfer function has RHP) in Spectre?

Category: Custom IC Design

By zuiying

$usertype
•
updated over 3 years ago by zuiying

2 replies • 12182 views
Discussion

Spectre gives different DC simulation results for the same circuit (even some results don't satisfy KCL)

Category: Custom IC Design

By zuiying

$usertype
•
updated over 3 years ago by zuiying

2 replies • 3034 views
Discussion

DC Annotation works sometimes and does not other times

Category: Custom IC Design

By greywanderer

$usertype
•
updated over 3 years ago by greywanderer

4 replies • 10930 views
Discussion

Virtuoso layout hierarchical copy contains mysterious residue from other libraries

Category: Custom IC Design

By chenyanw

$usertype
•
updated over 3 years ago by chenyanw

7 replies • 12608 views
Discussion

skip=cut inst=[...] statements being ignored

Category: Custom IC Design

By wignesb

$usertype
•
updated over 3 years ago by Andrew Beckett

3 replies • 1678 views
Discussion

Virtuoso Error

Category: Custom IC Design

By omiya

$usertype
•
updated over 3 years ago by Andrew Beckett

6 replies • 11986 views
Discussion

Printing out unconventional process-specific model parameter in ADE

Category: Custom IC Design

By MReza123

$usertype
•
updated over 3 years ago by MReza123

6 replies • 11185 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.