Custom IC Design

Latest Posts

Discussion

if statement in ade xl

Category: Custom IC Design

By Holz

$usertype
•
updated over 4 years ago by Holz

3 replies • 16005 views
Discussion

Can I start a simulation in the mid night?

Category: Custom IC Design

By ichiro

$usertype
•
updated over 4 years ago by Andrew Beckett

1 replies • 10062 views
Discussion

ADE XL Not including Spectre Models

Category: Custom IC Design

By Zachary Nelson

$usertype
•
updated over 4 years ago by Andrew Beckett

5 replies • 11420 views
Discussion

I had an error of "matrix is singular" only by APS.

Category: Custom IC Design

By ichiro

$usertype
•
updated over 4 years ago by ichiro

2 replies • 1530 views
Discussion

Question about AC simulation with verilog-A model

Category: Custom IC Design

By dskang

$usertype
•
updated over 4 years ago by dskang

1 replies • 10699 views
Discussion

AGPDK cds_ff_mpt_v_1.0

Category: Custom IC Design

By Vamshi S K

$usertype
•
updated over 4 years ago by Andrew Beckett

1 replies • 10414 views
Discussion

Generating .lib file for synthesis using Genus from transistor level cells using Virtuoso

Category: Custom IC Design

By iamKarthikBK

$usertype
•
updated over 4 years ago by Guangjun Cao

28 replies • 31317 views
Discussion

compare two netlists

Category: Custom IC Design

By sjwprcker

$usertype
•
updated over 4 years ago by MaximX

3 replies • 15158 views
Discussion

Assura doesn't recognise pins generated from sources

Category: Custom IC Design

By iamKarthikBK

$usertype
•
updated over 4 years ago by iamKarthikBK

5 replies • 2748 views
Discussion

[ Liberate ] Cells do not have -extsim_model parameter specified in define_leafcell command

Category: Custom IC Design

By iamKarthikBK

$usertype
•
updated over 4 years ago by iamKarthikBK

34 replies • 20547 views
Discussion

error in plotting Y vs Y

Category: Custom IC Design

By mmsaad66

$usertype
•
updated over 4 years ago by Andrew Beckett

3 replies • 11346 views
Discussion

license to run spectre electro-thermal demo

Category: Custom IC Design

By jjwwlin

$usertype
•
updated over 4 years ago by Andrew Beckett

3 replies • 11842 views
Discussion

Transient noise noise_fmax vs. sampling rate

Category: Custom IC Design

By Jere Jarvinen

$usertype
•
updated over 4 years ago by Jere Jarvinen

2 replies • 11963 views
Discussion

What is the meaning of the parent purpose in a LPP?

Category: Custom IC Design

By RVERP

$usertype
•
updated over 4 years ago by RVERP

2 replies • 11181 views
Discussion

How can I get tabular data of I-V current

Category: Custom IC Design

By yysunj

$usertype
•
updated over 4 years ago by Andrew Beckett

1 replies • 10189 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.