Custom IC Design

Latest Posts

Discussion

Importing schematics and layout of io pads into Cadence Virtuoso

Category: Custom IC Design

By AP202512029534

$usertype
•
updated 18 days ago by Andrew Beckett

1 replies • 670 views
Discussion

Problem with ADE Explorer and spectre_encrypt (IC 21.1 ISR22)

Category: Custom IC Design

By GL202502244954

$usertype
•
updated 19 days ago by Andrew Beckett

2 replies • 2780 views
Discussion

av_extracted to dispf/idspf conversion

Category: Custom IC Design

By msharma

$usertype
•
updated 19 days ago by Andrew Beckett

5 replies • 1424 views
Discussion

plotting results does not properly work

Category: Custom IC Design

By TommasoF

$usertype
•
updated 21 days ago by Leandro Silva

15 replies • 4755 views
Discussion

How can i monitor net voltages in asserts

Category: Custom IC Design

By Purbayan

$usertype
•
updated 22 days ago by Andrew Beckett

1 replies • 683 views
Discussion

FATAL: The following branches form a loop of rigid branches (short) when added to the circuit

Category: Custom IC Design

By TS20260112292

$usertype
•
started 23 days ago

0 replies • 512 views
Discussion

PVS LVS with added external netlist

Category: Custom IC Design

By GBlasco

$usertype
•
updated 24 days ago by GBlasco

2 replies • 882 views
Discussion

How display SOA report of simulation in ADE

Category: Custom IC Design

By Phd SA88

$usertype
•
started 24 days ago

0 replies • 515 views
Discussion

ADE assembler: How to change packed probe limit for the AMS simulator (xcelium) ?

Category: Custom IC Design

By MC20250412421

$usertype
•
updated 24 days ago by MC20250412421

2 replies • 905 views
Discussion

Graph window size in VIVA using OCEAN

Category: Custom IC Design

By msharma

$usertype
•
updated 24 days ago by msharma

2 replies • 821 views
Discussion

PSS + PAC analysis of a parametric amplifier

Category: Custom IC Design

By GL202502244954

$usertype
•
started 25 days ago

0 replies • 529 views
Discussion

Issue while performing signoffTimeDesign in Innovus

Category: Custom IC Design

By VLSI lab IITB

$usertype
•
updated 25 days ago by VLSI lab IITB

2 replies • 845 views
Discussion

Save multiple values versus frequency using spectremdl for spectre version 2016

Category: Custom IC Design

By GM202510215619

$usertype
•
updated 25 days ago by GM202510215619

2 replies • 950 views
Discussion

Issue: SKILL Script Creates Schematic and Symbol But Ports Are Missing

Category: Custom IC Design

By Mooh

$usertype
•
updated 26 days ago by Mooh

2 replies • 933 views
Discussion

Parasitic capacitance

Category: Custom IC Design

By SamanMKD

$usertype
•
updated 27 days ago by Andrew Beckett

3 replies • 1090 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.