Custom IC Design

Latest Posts

Discussion

Guidelines for the Custom IC Design Forum

Category: Custom IC Design

By Andrew Beckett

$usertype
•
started over 14 years ago

0 replies • 30454 views
Discussion

Parasitic capacitance

Category: Custom IC Design

By SamanMKD

$usertype
•
updated 53 minutes ago by Andrew Beckett

3 replies • 39 views
Discussion

Save multiple values versus frequency using spectremdl for spectre version 2016

Category: Custom IC Design

By GM202510215619

$usertype
•
updated 3 hours ago by Andrew Beckett

1 replies • 53 views
Discussion

Request for Support with CDF Update Issue after importing .spi file in virtuoso

Category: Custom IC Design

By yogeshjaiswalCAD

$usertype
•
updated 4 days ago by yogeshjaiswalCAD

6 replies • 674 views
Discussion

Ocean XL: running the same script twice makes the CIW stuck

Category: Custom IC Design

By MC20250412421

$usertype
•
updated 4 days ago by MC20250412421

4 replies • 300 views
Discussion

Layout scaling and inconsistent shape dimensions issue.

Category: Custom IC Design

By JS20250120924

$usertype
•
updated 4 days ago by JS20250120924

4 replies • 313 views
Discussion

Simulating Encrypted PSpice Model from TI (CSD95373AQ5M)

Category: Custom IC Design

By WW202601034742

$usertype
•
updated 5 days ago by WW202601034742

3 replies • 284 views
Discussion

Short-resistor removal for LVS cleaning (Cadence Virtuoso + Pegasus)

Category: Custom IC Design

By yogeshjaiswalCAD

$usertype
•
started 9 days ago

0 replies • 194 views
Discussion

Virtuoso (IC25.1) startup very slow (~5mins) after Linux Update

Category: Custom IC Design

By mahodk

$usertype
•
updated 11 days ago by Andrew Beckett

1 replies • 316 views
Discussion

PVS window closes whenever trying to browse for a file

Category: Custom IC Design

By matangk2

$usertype
•
updated 12 days ago by Andrew Beckett

3 replies • 377 views
Discussion

Calibre PEX run error

Category: Custom IC Design

By SamanMKD

$usertype
•
updated 15 days ago by Andrew Beckett

1 replies • 299 views
Discussion

clock buffer output RJ and edge phase noise result "diverges"

Category: Custom IC Design

By Yuto Lau

$usertype
•
started 18 days ago

0 replies • 124 views
Discussion

Spectre noise analysis output size

Category: Custom IC Design

By SK202511261716

$usertype
•
updated 23 days ago by SK202511261716

2 replies • 537 views
Discussion

Different Parameters between exported CDL netlist and spectre SCS netlist

Category: Custom IC Design

By Yizhou

$usertype
•
updated 26 days ago by Yizhou

2 replies • 475 views
Discussion

var() not working when used in variable section of Maestro view.

Category: Custom IC Design

By sidm

$usertype
•
started 29 days ago

0 replies • 317 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.