Custom IC Design

Latest Posts

Discussion

TSMC 65nm Reference Design Kit

Category: Custom IC Design

By xy318575767

$usertype
•
updated over 11 years ago by Andrew Beckett

1 replies • 14526 views
Discussion

Netlisting fails as symbol is not an instance. (RESOLVED)

Category: Custom IC Design

By bpdegnan

$usertype
•
started over 11 years ago

0 replies • 13809 views
Discussion

virtuoso possible outputs in IC610

Category: Custom IC Design

By jagdev

$usertype
•
updated over 11 years ago by Andrew Beckett

1 replies • 13161 views
Discussion

VerilogA definitions from ADE-XL

Category: Custom IC Design

By daasboe

$usertype
•
updated over 11 years ago by Andrew Beckett

1 replies • 13349 views
Discussion

Monte Carlo Simulation Failure

Category: Custom IC Design

By Jordan Morris

$usertype
•
updated over 11 years ago by Andrew Beckett

2 replies • 14786 views
Discussion

Virtuoso ADE Dynamic Parameter Clarification

Category: Custom IC Design

By jjang3

$usertype
•
updated over 11 years ago by jjang3

4 replies • 14723 views
Discussion

Faster way to move instances

Category: Custom IC Design

By Lynks

$usertype
•
updated over 11 years ago by Lynks

2 replies • 14903 views
Discussion

leChopShape is IC616

Category: Custom IC Design

By NKU10k

$usertype
•
updated over 11 years ago by Andrew Beckett

1 replies • 13215 views
Discussion

Does Spectre (Currnetly : Version 13.1.0.127.ISR3) has any option or setup to get better SFDR ?

Category: Custom IC Design

By Charley Chen

$usertype
•
updated over 11 years ago by Andrew Beckett

3 replies • 13291 views
Discussion

VerilogA compiler

Category: Custom IC Design

By Sali

$usertype
•
updated over 11 years ago by Andrew Beckett

11 replies • 20003 views
Discussion

Import Stream (GDSII) from Encounter: Routing is dropped. (XSTRM-58)

Category: Custom IC Design

By bjbit

$usertype
•
updated over 11 years ago by Ramil

10 replies • 17374 views
Discussion

ADE XL Error 5012 Netlisting issue with extracted parasitics

Category: Custom IC Design

By harleys

$usertype
•
updated over 11 years ago by harleys

4 replies • 16794 views
Discussion

cdb2oa migration (pcellEvalFailed)

Category: Custom IC Design

By Prasanna7

$usertype
•
updated over 11 years ago by theopaone

1 replies • 13827 views
Discussion

Parameterize number of iterated instances

Category: Custom IC Design

By The Setlaz

$usertype
•
updated over 11 years ago by Andrew Beckett

1 replies • 14418 views
Discussion

a pll stability : phase margin and gain margin ?

Category: Custom IC Design

By Handrian

$usertype
•
updated over 11 years ago by Handrian

3 replies • 16644 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.