Custom IC Design

Latest Posts

Discussion

creating an updated spice model of BSIM4 component

Category: Custom IC Design

By robert 21

$usertype
•
updated over 4 years ago by Andrew Beckett

1 replies • 10810 views
Discussion

Does Spice-In also generate Symbol view for schematic subcells?

Category: Custom IC Design

By SPOR

$usertype
•
started over 4 years ago

0 replies • 10674 views
Discussion

Plot voltage waveform at gate of transistor -RC extraction-.spf file

Category: Custom IC Design

By Hmjafari

$usertype
•
updated over 4 years ago by Hmjafari

13 replies • 6081 views
Discussion

Undefined function or variable 'cds_innersrr'.

Category: Custom IC Design

By findsriharsha

$usertype
•
updated over 4 years ago by Andrew Beckett

4 replies • 3935 views
Discussion

Yvalue function

Category: Custom IC Design

By sidm

$usertype
•
updated over 4 years ago by sidm

2 replies • 12575 views
Discussion

PSPICE model simulating in cadence virtuoso

Category: Custom IC Design

By robert 21

$usertype
•
updated over 4 years ago by Andrew Beckett

19 replies • 26751 views
Discussion

Difference between pnoisemethod=default and pnoisemethod=fullspectrum?

Category: Custom IC Design

By charlieWu

$usertype
•
started over 4 years ago

0 replies • 755 views
Discussion

output format from Hspice simulation from ADE

Category: Custom IC Design

By cADEUser

$usertype
•
updated over 4 years ago by Andrew Beckett

9 replies • 16795 views
Discussion

Release of license from suspended Monte Carlo+APS

Category: Custom IC Design

By jehh

$usertype
•
updated over 4 years ago by jehh

4 replies • 2604 views
Discussion

Variable parameter in function of time in the ADE-L parametric analysis simulation.

Category: Custom IC Design

By Neillou

$usertype
•
updated over 4 years ago by Neillou

2 replies • 13402 views
Discussion

Transient Sim Accuracy

Category: Custom IC Design

By IMIL

$usertype
•
updated over 4 years ago by IMIL

9 replies • 15017 views
Discussion

ADE Verifier Datasheet Generation

Category: Custom IC Design

By LukiLeu

$usertype
•
updated over 4 years ago by LukiLeu

2 replies • 11257 views
Discussion

Probing terminals in post-layout simulation

Category: Custom IC Design

By AndreaDY

$usertype
•
updated over 4 years ago by AndreaDY

4 replies • 14158 views
Discussion

How can I get the input referred noise of dynamic comparator by pnoise?

Category: Custom IC Design

By charlieWu

$usertype
•
updated over 4 years ago by charlieWu

6 replies • 18755 views
Discussion

Dynamic Variable

Category: Custom IC Design

By Hmjafari

$usertype
•
updated over 4 years ago by FormerMember

3 replies • 13032 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.