Custom IC Design

Latest Posts

Discussion

ADE-XL: possible to change binding of "Open Terminal" button (launch xterm)?

Category: Custom IC Design

By dontpanic

$usertype
•
updated over 7 years ago by dontpanic

2 replies • 3624 views
Discussion

how to set a bindkey to display multiple layers ?

Category: Custom IC Design

By Nhumai

$usertype
•
updated over 7 years ago by Andrew Beckett

8 replies • 21945 views
Discussion

Monte Carlo for Verilog A based model file

Category: Custom IC Design

By Shobhitkareer

$usertype
•
updated over 7 years ago by Shobhitkareer

2 replies • 15542 views
Discussion

Preventing a stupid schematic mistake with NMOS back-gates

Category: Custom IC Design

By CADcasualty

$usertype
•
updated over 7 years ago by CADcasualty

3 replies • 17377 views
Discussion

Create a symbol from layout

Category: Custom IC Design

By Sinochka

$usertype
•
updated over 7 years ago by Sinochka

13 replies • 28810 views
Discussion

Include CDF callback parameters in netlist

Category: Custom IC Design

By Jan Cools

$usertype
•
updated over 7 years ago by Andrew Beckett

1 replies • 15625 views
Discussion

Assura selected rule checking

Category: Custom IC Design

By VaibhavAR

$usertype
•
updated over 7 years ago by Quek

4 replies • 15068 views
Discussion

CDL import with SpiceIn: W + L wrong!

Category: Custom IC Design

By bdjones1

$usertype
•
updated over 7 years ago by Andrew Beckett

4 replies • 21208 views
Discussion

Verilog A to symbol

Category: Custom IC Design

By Shobhitkareer

$usertype
•
updated over 7 years ago by Andrew Beckett

19 replies • 27434 views
Discussion

Multiple flight wires to symbol terminal

Category: Custom IC Design

By alecadair

$usertype
•
updated over 7 years ago by Andrew Beckett

3 replies • 16234 views
Discussion

Difference between V(P1,T1) <+ 0; and V(P1) <+ V(T1); in verilog A when they are used in 'if -else statement'

Category: Custom IC Design

By KiranTej

$usertype
•
updated over 7 years ago by Andrew Beckett

11 replies • 10147 views
Discussion

ADE XL new test addition on a running simulation

Category: Custom IC Design

By VEVAD

$usertype
•
updated over 7 years ago by Andrew Beckett

1 replies • 13785 views
Discussion

How to use rand_bit_stream for trasimpedance amplifier ?

Category: Custom IC Design

By salar1991

$usertype
•
updated over 7 years ago by Andrew Beckett

1 replies • 14642 views
Discussion

Virtuoso L and virtuoso xl cost ?

Category: Custom IC Design

By Marben

$usertype
•
updated over 7 years ago by Marben

2 replies • 18159 views
Discussion

problem with resistor in corner analysis

Category: Custom IC Design

By salar1991

$usertype
•
updated over 7 years ago by salar1991

2 replies • 15246 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.