Custom IC Design

Latest Posts

Discussion

LEF Property EDGE TYPE generation

Category: Custom IC Design

By harishgurram

$usertype
•
started over 10 years ago

0 replies • 13016 views
Discussion

set axis limits in ADE plot

Category: Custom IC Design

By RobinCommander

$usertype
•
updated over 10 years ago by Andrew Beckett

3 replies • 15444 views
Discussion

Setting a custom routing grid in Virtuoso using constraints

Category: Custom IC Design

By Juerg

$usertype
•
updated over 10 years ago by Juerg

4 replies • 16692 views
Discussion

ERROR(CMI-2049):I0.rg514: Value of 'leff' should be greater than zero

Category: Custom IC Design

By Alexus

$usertype
•
updated over 10 years ago by Alexus

2 replies • 3230 views
Discussion

ADE-L hangs up at "Compiling ahdlcmi module library"

Category: Custom IC Design

By tcatkins

$usertype
•
updated over 10 years ago by tcatkins

1 replies • 512 views
Discussion

How to show only "used layers" by default?

Category: Custom IC Design

By Magistus

$usertype
•
updated over 10 years ago by Magistus

3 replies • 2209 views
Discussion

leHiMarkNet check if net is already marked

Category: Custom IC Design

By beschorn

$usertype
•
updated over 10 years ago by CadSolution

2 replies • 13398 views
Discussion

Diva - LVS with Hierarchical extraction

Category: Custom IC Design

By djca

$usertype
•
started over 10 years ago

0 replies • 1206 views
Discussion

Probing bulk currents in Transistors

Category: Custom IC Design

By PhilipN

$usertype
•
updated over 10 years ago by ALfrg

1 replies • 13253 views
Discussion

Need a quick explanation for back annotating parasitics in IC6.1.4

Category: Custom IC Design

By bnugent

$usertype
•
updated over 10 years ago by Soroosh

10 replies • 17267 views
Discussion

Macromodel of a Current Steering DAC with ideal switches

Category: Custom IC Design

By zaratustra

$usertype
•
updated over 10 years ago by zaratustra

2 replies • 14766 views
Discussion

extracting jitter from an eye diagram

Category: Custom IC Design

By svilen

$usertype
•
updated over 10 years ago by Andrew Beckett

3 replies • 18198 views
Discussion

Simulating a logic library (without schematic views) in spectre

Category: Custom IC Design

By JohnB70

$usertype
•
updated over 10 years ago by Andrew Beckett

9 replies • 15994 views
Discussion

Noise margin analysis of a differential circuit

Category: Custom IC Design

By sazjad

$usertype
•
started over 10 years ago

0 replies • 13213 views
Discussion

Plotting Subcircuit Voltages

Category: Custom IC Design

By hoodskier

$usertype
•
updated over 10 years ago by FormerMember

1 replies • 14270 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.