Custom IC Design

Latest Posts

Discussion

Want to calculate No of M2 layers in standard cells

Category: Custom IC Design

By srikanth143

$usertype
•
updated over 14 years ago by Andrew Beckett

3 replies • 14072 views
Discussion

AC vs. PZ analysis

Category: Custom IC Design

By ASICnm

$usertype
•
updated over 14 years ago by Andrew Beckett

3 replies • 14993 views
Discussion

ADE XL....Numerous license warnings and delayed run results

Category: Custom IC Design

By Trail Animal

$usertype
•
updated over 14 years ago by Andrew Beckett

7 replies • 17475 views
Discussion

Jitter in autonomous oscillators due to power supply noise

Category: Custom IC Design

By Simona

$usertype
•
updated over 14 years ago by Simona

1 replies • 15991 views
Discussion

opamp design

Category: Custom IC Design

By 1234v

$usertype
•
updated over 14 years ago by Andrew Beckett

1 replies • 14002 views
Discussion

Pin order of a PMOS in layout cannot match with schematic

Category: Custom IC Design

By naderi

$usertype
•
updated over 14 years ago by naderi

2 replies • 17112 views
Discussion

how can i increase the width of pmos upto 873.6um

Category: Custom IC Design

By 1234v

$usertype
•
updated over 14 years ago by 1234v

2 replies • 14273 views
Discussion

Equivalent to Agilent ADS 3 port Symbolically defined device

Category: Custom IC Design

By kristen

$usertype
•
updated over 14 years ago by Andrew Beckett

1 replies • 14520 views
Discussion

pole/zero analysis

Category: Custom IC Design

By Malolo

$usertype
•
updated over 14 years ago by Andrew Beckett

1 replies • 1815 views
Discussion

IC5141 problem on rhel5

Category: Custom IC Design

By edafans

$usertype
•
updated over 14 years ago by Andrew Beckett

1 replies • 13835 views
Discussion

error when launching cadence IC610

Category: Custom IC Design

By Sindy

$usertype
•
updated over 14 years ago by Sindy

15 replies • 24043 views
Discussion

viaStackSelection

Category: Custom IC Design

By Henri Revet

$usertype
•
updated over 14 years ago by skillUser

3 replies • 13884 views
Discussion

Reading input/data file

Category: Custom IC Design

By EveBell

$usertype
•
updated over 14 years ago by Andrew Beckett

5 replies • 4599 views
Discussion

vias and nets from spaced base router

Category: Custom IC Design

By Brouns Robin

$usertype
•
started over 14 years ago

0 replies • 13284 views
Discussion

Generate Schematic from Verilog Netlist - undefined function ipcBeginProcess

Category: Custom IC Design

By gwong

$usertype
•
updated over 14 years ago by gwong

2 replies • 2020 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.