Custom IC Design

Latest Posts

Discussion

Hierarchy Editor - Setting schematic view recursively within a tree

Category: Custom IC Design

By cdonovan

$usertype
•
updated over 11 years ago by cdonovan

2 replies • 2398 views
Discussion

DRC error in resistor layout

Category: Custom IC Design

By whitefan

$usertype
•
updated over 11 years ago by whitefan

1 replies • 14678 views
Discussion

Getting back source layout from gds

Category: Custom IC Design

By ImonMondal

$usertype
•
updated over 11 years ago by ImonMondal

2 replies • 13910 views
Discussion

simulating for sigma delta noise folding due to charge pump nonlinearity

Category: Custom IC Design

By vamshiky

$usertype
•
updated over 11 years ago by Andrew Beckett

5 replies • 15939 views
Discussion

Modify netlist of a block and resimulate (CDL.... CDF....)

Category: Custom IC Design

By cozdag

$usertype
•
updated over 11 years ago by Andrew Beckett

1 replies • 17587 views
Discussion

Get run mode in ADEXL prerun script

Category: Custom IC Design

By webbyguy

$usertype
•
updated over 11 years ago by Andrew Beckett

2 replies • 13630 views
Discussion

Virtuoso XL generate>selected from source issue

Category: Custom IC Design

By Roopak25

$usertype
•
updated over 11 years ago by gabriel rf

6 replies • 5667 views
Discussion

layout connection problem in virtuoso layout XL

Category: Custom IC Design

By whitefan

$usertype
•
updated over 11 years ago by whitefan

2 replies • 14039 views
Discussion

layout issue while creating contacts

Category: Custom IC Design

By whitefan

$usertype
•
updated over 11 years ago by whitefan

2 replies • 13704 views
Discussion

Virtuoso 6.1.5 warnings issues

Category: Custom IC Design

By djamal

$usertype
•
updated over 11 years ago by djamal

8 replies • 18370 views
Discussion

OCEAN script generated for AMS + APS simulation

Category: Custom IC Design

By alleyor

$usertype
•
updated over 11 years ago by Andrew Beckett

2 replies • 14081 views
Discussion

meassuring delay in viva

Category: Custom IC Design

By jerry124

$usertype
•
updated over 11 years ago by Andrew Beckett

3 replies • 15176 views
Discussion

Power net short error during Verilog import

Category: Custom IC Design

By Kabal

$usertype
•
updated over 11 years ago by Andrew Beckett

1 replies • 14608 views
Discussion

Error with Assura QRC using IBM 0.13um SiGe

Category: Custom IC Design

By sriram123

$usertype
•
updated over 11 years ago by Andrew Beckett

1 replies • 13411 views
Discussion

Monte carlo pre-run script

Category: Custom IC Design

By LinuxMachine

$usertype
•
updated over 11 years ago by Andrew Beckett

1 replies • 14102 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.