Custom IC Design

Latest Posts

Discussion

pipo.log and strmOut.log

Category: Custom IC Design

By radiowaves

$usertype
•
updated over 11 years ago by radiowaves

2 replies • 15415 views
Discussion

XL Layout issue with custom Library layout sourcing the Schematic.

Category: Custom IC Design

By JP Layout

$usertype
•
started over 11 years ago

0 replies • 12960 views
Discussion

freeze with virtuoso layout

Category: Custom IC Design

By Fabb

$usertype
•
updated over 11 years ago by Andrew Beckett

1 replies • 15250 views
Discussion

do stb analysis on five stage invter ring osc

Category: Custom IC Design

By xianweng

$usertype
•
updated over 11 years ago by xianweng

3 replies • 14757 views
Discussion

Unable to run Monte Carlo ADEXL-1723

Category: Custom IC Design

By Faizalism

$usertype
•
updated over 11 years ago by Andrew Beckett

3 replies • 13783 views
Discussion

How to do a parametric analysis for a model parameter ?

Category: Custom IC Design

By Ahmed Taha

$usertype
•
updated over 11 years ago by FormerMember

2 replies • 15244 views
Discussion

How to define a binary matrix parameter in Verilog A

Category: Custom IC Design

By microstudent

$usertype
•
updated over 11 years ago by microstudent

6 replies • 23133 views
Discussion

RLGC matrix size does not match between instance and model 'mtline'

Category: Custom IC Design

By SUEE

$usertype
•
updated over 11 years ago by SUEE

2 replies • 7503 views
Discussion

How to set bindkeys of Virtuoso alignment window

Category: Custom IC Design

By microstudent

$usertype
•
started over 11 years ago

0 replies • 14690 views
Discussion

Spectremdl and Verilog-A variable

Category: Custom IC Design

By dan9876

$usertype
•
started over 11 years ago

0 replies • 12993 views
Discussion

STD cell characterization

Category: Custom IC Design

By Sharif H N

$usertype
•
updated over 11 years ago by Quek

1 replies • 13591 views
Discussion

ERROR (SPECTRE-8390): Problem encountered in setting up the mpsc front end.

Category: Custom IC Design

By admin

$usertype
•
updated over 11 years ago by ArthurLombardi

3 replies • 15013 views
Discussion

CDR for USB 3.0 PHY

Category: Custom IC Design

By Jithin

$usertype
•
updated over 11 years ago by Jithin

2 replies • 14459 views
Discussion

spectre stb analysis to show poles and zeros

Category: Custom IC Design

By apple419

$usertype
•
updated over 11 years ago by potsticker

7 replies • 21903 views
Discussion

Wrong multiplier (m) factor being saved by Spectre

Category: Custom IC Design

By Wilmar

$usertype
•
updated over 11 years ago by Wilmar

3 replies • 15223 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.