Custom IC Design

Latest Posts

Discussion

RUN PLAN : The 'analyses' section of the runplan test does not reflect the active setup.

Category: Custom IC Design

By Saikiran IND

$usertype
•
updated over 2 years ago by Saikiran IND

5 replies • 2319 views
Discussion

RUN PLAN : Is there a way to know the total number of "point sweeps" in a given runplan similar to how the active setup shows in the run summary.

Category: Custom IC Design

By Saikiran IND

$usertype
•
updated over 2 years ago by Saikiran IND

2 replies • 1176 views
Discussion

how to create a custom constraint group for Layout XL connectivity

Category: Custom IC Design

By sc07734

$usertype
•
updated over 2 years ago by RobMan

5 replies • 10627 views
Discussion

Is there a way to check edge to edge separation using Assura 4.16

Category: Custom IC Design

By Florent Jehannin

$usertype
•
updated over 2 years ago by Florent Jehannin

2 replies • 6491 views
Discussion

How to set different views for the same cell in different instances?

Category: Custom IC Design

By zuiying

$usertype
•
updated over 2 years ago by Andrew Beckett

1 replies • 8342 views
Discussion

Find the Last Wave Transition Delay Time

Category: Custom IC Design

By DramDaddy

$usertype
•
updated over 2 years ago by ShawnLogan

1 replies • 7272 views
Discussion

Query hierarchical Spectre model for used subckt

Category: Custom IC Design

By BorisD

$usertype
•
updated over 2 years ago by BorisD

2 replies • 6774 views
Discussion

Dim color invert

Category: Custom IC Design

By RicardoGV1

$usertype
•
updated over 2 years ago by RicardoGV1

4 replies • 7609 views
Discussion

Changing Default Simulator from APS to Spectre

Category: Custom IC Design

By sgcad

$usertype
•
updated over 2 years ago by sgcad

3 replies • 10591 views
Discussion

netlisting

Category: Custom IC Design

By greywanderer

$usertype
•
updated over 2 years ago by Andrew Beckett

4 replies • 7633 views
Discussion

Group as Parametric Set grayed out in Design Variables, but functional in Global Variables

Category: Custom IC Design

By a048

$usertype
•
updated over 2 years ago by a048

2 replies • 7441 views
Discussion

the same extraction view got netlisted differently in 2 different test setup

Category: Custom IC Design

By a048

$usertype
•
updated over 2 years ago by a048

3 replies • 6655 views
Discussion

re-use of impulse response models of n-ports

Category: Custom IC Design

By Ali Bastami

$usertype
•
updated over 2 years ago by Ali Bastami

3 replies • 7770 views
Discussion

DC Convergence issues with custom device model

Category: Custom IC Design

By sidm

$usertype
•
updated over 2 years ago by Andrew Beckett

5 replies • 9184 views
Discussion

Assembler Direct Plot add to outputs

Category: Custom IC Design

By Brad RFeng

$usertype
•
updated over 2 years ago by Brad RFeng

12 replies • 12523 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.