Custom IC Design

Latest Posts

Discussion

Virtuoso Cadence crashes when opening layout viewer

Category: Custom IC Design

By Eric2020
•
updated over 4 years ago by Andrew Beckett

1 replies • 10575 views
Discussion

How can I enlarge the result window in the horizontal axis direction?

Category: Custom IC Design

By yysunj
•
updated over 4 years ago by Andrew Beckett

1 replies • 10087 views
Discussion

Abstract Generator : ERROR (ABS-20024)

Category: Custom IC Design

By Chan ho
•
updated over 4 years ago by Andrew Beckett

1 replies • 10048 views
Discussion

How can I save the converged values at the nodes after the last iteration of the time step in verilog-A?

Category: Custom IC Design

By rhanna
•
updated over 4 years ago by rhanna

6 replies • 11300 views
Discussion

Time domain simulation of switched capacitor circuits

Category: Custom IC Design

By Svilen64
•
updated over 4 years ago by Andrew Beckett

1 replies • 10316 views
Discussion

How to netlist a VHDL-AMS generic of type "time" correctly in ADE?

Category: Custom IC Design

By Eckhard Hennig
•
updated over 4 years ago by Andrew Beckett

2 replies • 1921 views
Discussion

save graphical waveforms into ADE-XL views just like a spectre state view

Category: Custom IC Design

By PBWU
•
updated over 4 years ago by Andrew Beckett

3 replies • 12249 views
Discussion

How to set a pre-run MC simulation

Category: Custom IC Design

By Hannahyrh
•
updated over 4 years ago by Andrew Beckett

1 replies • 10073 views
Discussion

hex variable to verilog module

Category: Custom IC Design

By amacSS
•
updated over 4 years ago by amacSS

6 replies • 13952 views
Discussion

Is there a ready-to use oscillator model with PHN in Cadence available

Category: Custom IC Design

By HoWei
•
updated over 4 years ago by FormerMember

3 replies • 10471 views
Discussion

Export the result wave and use it in other simulations?

Category: Custom IC Design

By FormerMember
•
updated over 4 years ago by FormerMember

1 replies • 1426 views
Discussion

Including markers and ruler in layout image export

Category: Custom IC Design

By AndreyDM
•
updated over 4 years ago by quyleanh

6 replies • 15859 views
Discussion

Get X-value from an expression that plots Frequency vs. Vtune

Category: Custom IC Design

By HoWei
•
updated over 4 years ago by HoWei

6 replies • 13279 views
Discussion

Can you Store/Recall layer sets in Virtuoso?

Category: Custom IC Design

By CADcasualty
•
updated over 4 years ago by CADcasualty

3 replies • 3033 views
Discussion

New Spectre MDL output in ADE Assembler / Explorer

Category: Custom IC Design

By FAwqati
•
updated over 4 years ago by FAwqati

4 replies • 11637 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.