Custom IC Design

Latest Posts

Discussion

What is the difference between id and ids of a MOS operating parameter

Category: Custom IC Design

By RFStuff
•
updated over 4 years ago by Andrew Beckett

4 replies • 18198 views
Discussion

Spectre : Invalid component name was given as value of parameter

Category: Custom IC Design

By kevin998x
•
updated over 4 years ago by Andrew Beckett

6 replies • 14850 views
Discussion

Why Kirchhoff's Current Law is not satisfied at my circuit?

Category: Custom IC Design

By yysunj
•
updated over 4 years ago by yysunj

14 replies • 6639 views
Discussion

PAC simulation issue, "No valid time points are specified"

Category: Custom IC Design

By venkmanbuster
•
updated over 4 years ago by Andrew Beckett

4 replies • 2034 views
Discussion

LVS and QRC in higher hierarchical layout design level

Category: Custom IC Design

By Senan
•
started over 4 years ago

0 replies • 9848 views
Discussion

Difference between "Extract Layout" and "Update" in Cadence Virtuoso Layout tools

Category: Custom IC Design

By Senan
•
updated over 4 years ago by Senan

4 replies • 2300 views
Discussion

Extract Layout tool in Cadence Virtuoso

Category: Custom IC Design

By Senan
•
updated over 4 years ago by Senan

2 replies • 11742 views
Discussion

how to set env variable of probe option

Category: Custom IC Design

By sjwprcker
•
updated over 4 years ago by sjwprcker

2 replies • 10368 views
Discussion

conflict between schematic_pin view and symbol view

Category: Custom IC Design

By sidm
•
updated over 4 years ago by sidm

4 replies • 11558 views
Discussion

Ohm My God!

Category: Custom IC Design

By CADcasualty
•
updated over 4 years ago by CADcasualty

4 replies • 11087 views
Discussion

sample count

Category: Custom IC Design

By abdurrahman0234
•
updated over 4 years ago by abdurrahman0234

15 replies • 14340 views
Discussion

How to backannotate Monte-Carlo DCOP simulation results to schematic

Category: Custom IC Design

By eivan
•
updated over 4 years ago by eivan

2 replies • 10768 views
Discussion

generating DC files for inter-dependent Tests in ADEXL

Category: Custom IC Design

By Niccolo Lacaita
•
started over 4 years ago

0 replies • 9690 views
Discussion

problem with strobe period

Category: Custom IC Design

By Medya
•
updated over 4 years ago by Andrew Beckett

5 replies • 20356 views
Discussion

convert selected signed out signal to unsigned

Category: Custom IC Design

By abdurrahman0234
•
updated over 4 years ago by Andrew Beckett

1 replies • 11127 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.