Custom IC Design

Latest Posts

Discussion

spectre save command - usage

Category: Custom IC Design

By roopakvasa

$usertype
•
updated over 6 years ago by Andrew Beckett

1 replies • 3719 views
Discussion

Generating Device In Schematic From Layout

Category: Custom IC Design

By FormerMember

$usertype
•
updated over 6 years ago by Andrew Beckett

1 replies • 2622 views
Discussion

how to load skill script in the icrp without .cdsinit

Category: Custom IC Design

By YiWang

$usertype
•
updated over 6 years ago by YiWang

2 replies • 14843 views
Discussion

Quantus: warning regarding separate field solver techfile with MEOL stack description

Category: Custom IC Design

By dontpanic

$usertype
•
updated over 6 years ago by dontpanic

2 replies • 13467 views
Discussion

QRC: extraction fails due to ports names including the "+" character

Category: Custom IC Design

By dontpanic

$usertype
•
updated over 6 years ago by dontpanic

2 replies • 1888 views
Discussion

Import Schematic from Mentor Tanner to Cadence

Category: Custom IC Design

By HwDoesThisWork

$usertype
•
updated over 6 years ago by Andrew Beckett

10 replies • 18432 views
Discussion

Liberate - Custom Cell Characterization

Category: Custom IC Design

By manpmanp

$usertype
•
updated over 6 years ago by anurans

1 replies • 1887 views
Discussion

Plotting transistor parameters in a temperature sweep

Category: Custom IC Design

By CADcasualty

$usertype
•
updated over 6 years ago by CADcasualty

2 replies • 15876 views
Discussion

Fix "tool tip" colors in GNOME

Category: Custom IC Design

By dontpanic

$usertype
•
updated over 6 years ago by dontpanic

2 replies • 2534 views
Discussion

how to setup connectivity between layout and schematic

Category: Custom IC Design

By Amit yadav

$usertype
•
updated over 6 years ago by skillUser

1 replies • 16401 views
Discussion

VerilogA parsing problem

Category: Custom IC Design

By StanleyN

$usertype
•
updated over 6 years ago by subramanya007

4 replies • 16823 views
Discussion

Input .csv file for ADE L simulation sampling error

Category: Custom IC Design

By BigJim

$usertype
•
updated over 6 years ago by BigJim

3 replies • 14278 views
Discussion

Calibre fails to export schematic netlist

Category: Custom IC Design

By mhawary85

$usertype
•
updated over 6 years ago by Andrew Beckett

5 replies • 26087 views
Discussion

is it possible to extract the subcircuit names/models and the associated pins from input.scs ?

Category: Custom IC Design

By marcelpreda

$usertype
•
updated over 6 years ago by marcelpreda

4 replies • 2440 views
Discussion

DC-DC Converter/ Feedback/ Verilog-A

Category: Custom IC Design

By Pyroblast

$usertype
•
updated over 6 years ago by nnlt

40 replies • 38950 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.