Custom IC Design

Latest Posts

Discussion

Switch View List in Virtuoso CDL Out ignored?

Category: Custom IC Design

By drdanmc

$usertype
•
updated over 6 years ago by Andrew Beckett

3 replies • 18367 views
Discussion

Virtuoso Space Based Router (VSR) Routing Methodology

Category: Custom IC Design

By farhan89

$usertype
•
started over 6 years ago

0 replies • 14882 views
Discussion

Passing a string as a design variable in ADEXL

Category: Custom IC Design

By apskohli

$usertype
•
updated over 6 years ago by Andrew Beckett

3 replies • 17023 views
Discussion

CDL in using virtuoso.

Category: Custom IC Design

By sandeepsriram

$usertype
•
updated over 6 years ago by ttrippel

9 replies • 19369 views
Discussion

Combining/extending monte carlo simulation results

Category: Custom IC Design

By Emiel

$usertype
•
updated over 6 years ago by Andrew Beckett

3 replies • 2446 views
Discussion

convergence issue

Category: Custom IC Design

By IcoNem

$usertype
•
updated over 6 years ago by Andrew Beckett

1 replies • 29284 views
Discussion

is there any way that we can run lvs with schematic in OA virtuoso version 6.1.6-64b and layout in icfb 5.1.0

Category: Custom IC Design

By Nhumai

$usertype
•
updated over 6 years ago by Nhumai

7 replies • 15828 views
Discussion

How to check to see if we have Voltus license >

Category: Custom IC Design

By Nhumai

$usertype
•
updated over 6 years ago by Nhumai

4 replies • 1843 views
Discussion

verilog-a model help

Category: Custom IC Design

By SatendraMaurya

$usertype
•
updated over 6 years ago by SatendraMaurya

12 replies • 16795 views
Discussion

Loading bindkeys

Category: Custom IC Design

By skillEater

$usertype
•
updated over 6 years ago by skillEater

5 replies • 15370 views
Discussion

Virtuoso 6.1.7 ADE XL always pending...

Category: Custom IC Design

By Big fish

$usertype
•
updated over 6 years ago by Big fish

7 replies • 16949 views
Discussion

SPECTRE SP analysis -- noise correlation matrix

Category: Custom IC Design

By Yevgeny

$usertype
•
updated over 6 years ago by Andrew Beckett

2 replies • 2185 views
Discussion

Output busses containing shared nets yielding an error

Category: Custom IC Design

By CADcasualty

$usertype
•
updated over 6 years ago by CADcasualty

8 replies • 18949 views
Discussion

how to rename all the cell in the standard cell library by scripts?

Category: Custom IC Design

By enzhu

$usertype
•
updated over 6 years ago by Andrew Beckett

1 replies • 16345 views
Discussion

DC op point from an S-parameter Analysis

Category: Custom IC Design

By Curtisma

$usertype
•
updated over 6 years ago by Andrew Beckett

1 replies • 14593 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.