Custom IC Design

Latest Posts

Discussion

Generation of ITF file from ICT file?

Category: Custom IC Design

By anandmohan

$usertype
•
updated over 8 years ago by Andrew Beckett

1 replies • 15948 views
Discussion

Montecarlo: generate immediately all netlists

Category: Custom IC Design

By PatrikOsgnach

$usertype
•
updated over 8 years ago by Andrew Beckett

6 replies • 16342 views
Discussion

PSS sweep can't

Category: Custom IC Design

By sjwprc

$usertype
•
updated over 8 years ago by Andrew Beckett

3 replies • 1493 views
Discussion

Sequential execution of skill command in CIW window

Category: Custom IC Design

By anandmohan

$usertype
•
updated over 8 years ago by anandmohan

4 replies • 15358 views
Discussion

Modifying a technology library in IC 6

Category: Custom IC Design

By Mugurel

$usertype
•
updated over 8 years ago by Andrew Beckett

5 replies • 15295 views
Discussion

Mark Net Stop Layer Not Working as expected

Category: Custom IC Design

By Siddique baig

$usertype
•
updated over 8 years ago by Marc Heise

1 replies • 15180 views
Discussion

What is this section category in Model Library Setup in Cadence Virtuoso ADE L?

Category: Custom IC Design

By raveensrk

$usertype
•
updated over 8 years ago by Andrew Beckett

1 replies • 17330 views
Discussion

ADE-XL extension using OCEAN-XL

Category: Custom IC Design

By KGh94

$usertype
•
updated over 8 years ago by KGh94

4 replies • 15281 views
Discussion

ADE XL remains in "pending" state

Category: Custom IC Design

By david0526

$usertype
•
updated over 8 years ago by Andrew Beckett

4 replies • 6820 views
Discussion

VLS-XL Assign instance pin to net - automatically create net on clicked target?

Category: Custom IC Design

By caver456

$usertype
•
updated over 8 years ago by caver456

4 replies • 4203 views
Discussion

Virtuoso XL: how to remove instance pin from net?

Category: Custom IC Design

By caver456

$usertype
•
updated over 8 years ago by caver456

3 replies • 18828 views
Discussion

Cadence ADE L can't simulate output for longer simulation time.

Category: Custom IC Design

By Anklon

$usertype
•
updated over 8 years ago by Marc Heise

3 replies • 3298 views
Discussion

LVS mismatch

Category: Custom IC Design

By myjan

$usertype
•
updated over 8 years ago by Marc Heise

1 replies • 20070 views
Discussion

Abstract generation : Warning : Design contain zero-pin terminal.

Category: Custom IC Design

By Anklon

$usertype
•
updated over 8 years ago by Marc Heise

1 replies • 14494 views
Discussion

spectre: subcktprobelvl and the reliability of Monte-Carlo results

Category: Custom IC Design

By miwe

$usertype
•
updated over 8 years ago by miwe

2 replies • 15105 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.