Custom IC Design

Latest Posts

Discussion

Hierarchy and layouts?

Category: Custom IC Design

By tempVar

$usertype
•
updated over 11 years ago by tempVar

2 replies • 17246 views
Discussion

Writing into a file in Verilog-A Model

Category: Custom IC Design

By RFStuff

$usertype
•
updated over 11 years ago by Andrew Beckett

8 replies • 21920 views
Discussion

libManager Qt Warning -> errors

Category: Custom IC Design

By kennethbrun

$usertype
•
updated over 11 years ago by Andrew Beckett

5 replies • 4002 views
Discussion

How to use skill function to move the instance ?

Category: Custom IC Design

By Provence

$usertype
•
updated over 11 years ago by Provence

2 replies • 15225 views
Discussion

Bindkey for layers below mouse cursor

Category: Custom IC Design

By bdjones1

$usertype
•
updated over 11 years ago by Andrew Beckett

5 replies • 15678 views
Discussion

Removing P&R boundary

Category: Custom IC Design

By Lynks

$usertype
•
updated over 12 years ago by Lynks

9 replies • 10157 views
Discussion

Problems to run PSP and BSIM3 compact models in verilog-A

Category: Custom IC Design

By ronaldomponte

$usertype
•
updated over 12 years ago by Andrew Beckett

3 replies • 14854 views
Discussion

Convergence Issues in MC Transient simulation

Category: Custom IC Design

By Flyyn Rider

$usertype
•
updated over 12 years ago by Flyyn Rider

5 replies • 15808 views
Discussion

Query on necessity of Filler Cells in a small custom design - Virtuoso

Category: Custom IC Design

By Shameel

$usertype
•
updated over 12 years ago by Andrew Beckett

1 replies • 1087 views
Discussion

Cadence IC 6.1.6 license error

Category: Custom IC Design

By likelike

$usertype
•
updated over 12 years ago by Andrew Beckett

1 replies • 15592 views
Discussion

QRC runs for RC and C only av_extracted views report different values of net capacitance for a net

Category: Custom IC Design

By bnugent

$usertype
•
updated over 12 years ago by Meny Lea

3 replies • 14652 views
Discussion

multipart path with conics

Category: Custom IC Design

By Mauricio78

$usertype
•
updated over 12 years ago by Andrew Beckett

4 replies • 13837 views
Discussion

Using Virtuoso XL connectivity check

Category: Custom IC Design

By Lynks

$usertype
•
updated over 12 years ago by Alex Soyer

3 replies • 18007 views
Discussion

Changing font and size of A/B and Delta Markers with SKILL

Category: Custom IC Design

By Clidre

$usertype
•
updated over 12 years ago by FormerMember

3 replies • 3203 views
Discussion

ocean script plot in loop

Category: Custom IC Design

By jerry124

$usertype
•
updated over 12 years ago by jerry124

1 replies • 13846 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.