Custom IC Design

Latest Posts

Discussion

CellPlanner?

Category: Custom IC Design

By Mifo
•
updated over 16 years ago by craigth

1 replies • 13006 views
Discussion

setting QRC UI in Virtuoso layout editor

Category: Custom IC Design

By archive
•
updated over 16 years ago by Andrew Beckett

5 replies • 16166 views
Discussion

Model file for schottky in analogLib in Cadence

Category: Custom IC Design

By Cheerful
•
updated over 16 years ago by Jim McMahon

1 replies • 14762 views
Discussion

ARM libraries, IBM PDK, Cadence PVS questions...

Category: Custom IC Design

By weiz
•
updated over 16 years ago by tkhan

2 replies • 14035 views
Discussion

half harmonic frequency in PSS analysis

Category: Custom IC Design

By Andy Liu
•
updated over 16 years ago by Andrew Beckett

1 replies • 13328 views
Discussion

MATLAB Measures in Cadence ic5.141isr131

Category: Custom IC Design

By vlau2
•
updated over 16 years ago by Andrew Beckett

3 replies • 13485 views
Discussion

Measure DAC performance over corners

Category: Custom IC Design

By coco009
•
started over 16 years ago

0 replies • 12911 views
Discussion

schematic/layout view interaction

Category: Custom IC Design

By MOSFET
•
updated over 16 years ago by craigth

3 replies • 2882 views
Discussion

Assura DRC: How to Define derived layers

Category: Custom IC Design

By stuso
•
updated over 16 years ago by stuso

5 replies • 15355 views
Discussion

Monte Carlo - Temperature sweep

Category: Custom IC Design

By Renju R Thomas
•
updated over 16 years ago by Andrew Beckett

1 replies • 2950 views
Discussion

Critical Path through Clock Buffers in Encounter

Category: Custom IC Design

By BRChip
•
updated over 16 years ago by Austin CAD Guy

1 replies • 13256 views
Discussion

UltraSim DC Fail

Category: Custom IC Design

By OzgurAtes
•
updated over 16 years ago by EricCDN

1 replies • 13071 views
Discussion

How to use the -E command line argument??

Category: Custom IC Design

By Biscuit
•
updated over 16 years ago by Andrew Beckett

1 replies • 1434 views
Discussion

Method of storing certain Instances to list

Category: Custom IC Design

By JMCaJHU
•
updated over 16 years ago by JMCaJHU

1 replies • 12894 views
Discussion

Using the Virtuoso Analog Circuit Optimization to iterate on layout geometries

Category: Custom IC Design

By gsimard
•
started over 16 years ago

0 replies • 13380 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.