Digital Implementation

Latest Posts

Discussion

post-sim failed

Category: Digital Implementation

By cashen

$usertype
•
updated over 14 years ago by Scrivner

1 replies • 14220 views
Discussion

how to validate delay change details reported due to cross talk effect in spice

Category: Digital Implementation

By deeps

$usertype
•
started over 14 years ago

0 replies • 12696 views
Discussion

State Dependent Problem in db_output and alf2lib

Category: Digital Implementation

By Chiahsiang

$usertype
•
started over 14 years ago

0 replies • 12677 views
Discussion

Convert Wire to be a Pin

Category: Digital Implementation

By Yemelya

$usertype
•
started over 14 years ago

0 replies • 12650 views
Discussion

create_generated_clock works?

Category: Digital Implementation

By mwhite

$usertype
•
updated over 14 years ago by wally1

1 replies • 14731 views
Discussion

ELC Simulation { ... dc ??? } Documentation

Category: Digital Implementation

By Natan00

$usertype
•
started over 14 years ago

0 replies • 12736 views
Discussion

Compatibility problem between ELC and Verilog-A

Category: Digital Implementation

By Bastien

$usertype
•
updated over 14 years ago by rangha

1 replies • 13103 views
Discussion

Number of clock gated components

Category: Digital Implementation

By Shivareddy

$usertype
•
updated over 14 years ago by wally1

3 replies • 13472 views
Discussion

a doubt while designing a cmos inverter in cadence 614

Category: Digital Implementation

By suman samui

$usertype
•
started over 14 years ago

0 replies • 12667 views
Discussion

Timing Engine isues **ERROR: (TA-152) complaining about generated clock edges (was: an Error during placement?)

Category: Digital Implementation

By icmaple

$usertype
•
updated over 14 years ago by Shivareddy

5 replies • 19195 views
Discussion

How to get screen copies under specific view condition

Category: Digital Implementation

By Teru

$usertype
•
updated over 14 years ago by Teru

1 replies • 13072 views
Discussion

ELC library charachterization: db_prepare, gate file

Category: Digital Implementation

By scudex

$usertype
•
started over 14 years ago

0 replies • 12695 views
Discussion

optDesign removes fillers

Category: Digital Implementation

By Johann Glaser

$usertype
•
updated over 14 years ago by Johann Glaser

4 replies • 15771 views
Discussion

SDF Errors

Category: Digital Implementation

By tswong

$usertype
•
updated over 14 years ago by MzQuarter

5 replies • 17769 views
Discussion

DEF import to Virtuoso

Category: Digital Implementation

By superman321

$usertype
•
updated over 14 years ago by scudex

4 replies • 15061 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.