Digital Implementation

Latest Posts

Discussion

Timing Engine isues **ERROR: (TA-152) complaining about generated clock edges (was: an Error during placement?)

Category: Digital Implementation

By icmaple

$usertype
•
updated over 14 years ago by Shivareddy

5 replies • 20578 views
Discussion

How to get screen copies under specific view condition

Category: Digital Implementation

By Teru

$usertype
•
updated over 14 years ago by Teru

1 replies • 13876 views
Discussion

ELC library charachterization: db_prepare, gate file

Category: Digital Implementation

By scudex

$usertype
•
started over 14 years ago

0 replies • 13383 views
Discussion

optDesign removes fillers

Category: Digital Implementation

By Johann Glaser

$usertype
•
updated over 14 years ago by Johann Glaser

4 replies • 17049 views
Discussion

SDF Errors

Category: Digital Implementation

By tswong

$usertype
•
updated over 14 years ago by MzQuarter

5 replies • 19159 views
Discussion

DEF import to Virtuoso

Category: Digital Implementation

By superman321

$usertype
•
updated over 14 years ago by scudex

4 replies • 16056 views
Discussion

SDF Errors: ncelab: *W,SDFGENNF

Category: Digital Implementation

By legolas

$usertype
•
started over 14 years ago

0 replies • 633 views
Discussion

ETV Vs Spice cell delay Values

Category: Digital Implementation

By deeps

$usertype
•
started over 14 years ago

0 replies • 13387 views
Discussion

About dbCommands

Category: Digital Implementation

By Vio719

$usertype
•
updated over 14 years ago by Vio719

2 replies • 14098 views
Discussion

clk nets change to dontTouchNets during CTS in Low-power Design.

Category: Digital Implementation

By kkhhh

$usertype
•
started over 14 years ago

0 replies • 13409 views
Discussion

Hspice memory error

Category: Digital Implementation

By superman321

$usertype
•
started over 14 years ago

0 replies • 13872 views
Discussion

hoho, Bob, 1 question again for CTS

Category: Digital Implementation

By archive

$usertype
•
updated over 14 years ago by BobD

7 replies • 15290 views
Discussion

spare logic is not tied up/down properly after ECO route

Category: Digital Implementation

By achilles

$usertype
•
updated over 14 years ago by J2mh

1 replies • 1030 views
Discussion

Encounter Library Characterizer alf2vhdl problem

Category: Digital Implementation

By eklikeroomys

$usertype
•
updated over 14 years ago by J2mh

1 replies • 13779 views
Discussion

How to calculate the channel spacing between macros?

Category: Digital Implementation

By Ashok Nellore

$usertype
•
updated over 14 years ago by J2mh

1 replies • 19063 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.